Skip navigation

ECE 27000 - Introduction to Digital System Design

Lecture Hours: 3 Lab Hours: 3 Credits: 4

Professional Attributes
EE Core

Normally Offered: Each Fall, Spring

ECE 20100 [may be taken concurrently]

Catalog Description:
An introduction to digital system design, with an emphasis on practical design techniques and circuit implementation.

Required Text(s):
  1. Digital Design Principles and Practices, 4th Edition, John Wakerly, Prentice Hall, ISBN No. 9781323613894.

Recommended Text(s): None.

Assessment Method for Learning Objectives: Students must demonstrate basic competency in all the outcomes, listed above, in order to receive a passing grade for the course. Basic competency will be assessed based on a specific set of exam questions, for which a minimum score of [(exam mean) - (standard deviation (limited to the range of 40% to 60%) will be required. Two opportunities will be provided for students to demonstrate each outcome: (1) the primary outcome assessment exams; and (2) the final outcome assessment exams, which will provide an opportunity for outcome remediation and/or outcome score improvement (for up to three outcomes). A minimum score of [(exam mean) - (standard deviation)] on either of these evaluation instruments will be sufficient to establish basic competency, but students must demonstrate at least three (of the six total) course outcomes on the primaty assessment exams in order to qualify for the final outcome assessment exam. For all outcomes attempted on the final assessment, the MAX of the primary assessment and final assessment scores for that outcome will count towards the students course grade.

Lecture Outline:

Week(s) Lecture Topics
1 Electronic components, logic symbols and gates, introduction to CMOS logic circuits.
2 Steady-state and dynamic behavior of CMOS circuits, other CMOS input/output structures.
3 CMOS and TTL logic families, CMOS-TTL interfacing, switching algebra.
4 Combinational circuit analysis and synthesis, standard forms, logic function minimization.
5 Incompletely specified functions, timing hazards, logic circuit documentation standards. Outcome 1 & 2 Primary Assessment.
6 Introduction to ABEL and combinational programmable logic devices.
7 Decoders, encoders, tri-state buffers, multiplexers, XOR functions.
8 Signed number notation, radix arithmetic, half-adders, full-adders, radix adder/subtractors, condition codes.
9 Comparators, carry look-ahead adders, combinational multipliers, BCD adder/subtractors. Outcome 3 & 4 Primary Assessment.
10 Bistable analysis, feedback sequential machines, metastability, latches, flip-flops.
11 Synchronous state machine analysis and synthesis, clocking considerations, design examples.
12 ABEL sequential circuit design features, sequential programmable logic devices, macrocell features, counter registers, shift registers, state decoding.
13-14 Design and implementation of a simple computer. Outcome 5 & 6 Primary Assessment.
15 Review, course summary and evaluation, sample senior project presentations.
16 Outcome 1-6 Final Assessment.

Lab Outline:

Week(s) Lab Experiments
1 Lab Organization
2 Demonstration of Basic Logic Functions
3 Measurement of Gate Electrical Characteristics
4 Measurement of Gate Timing Characteristics
5 Implementation of Dual and Complement Functions
6 Investigation of Timing Hazards
7 Introduction to isp Design Expert TM and Programmable Logic Devices
8 7 Segment Alphabetic Decoder
9 Twos Complement 4-bit Magnitude Comparator
10 BCD Adder/Subtractor
11 Introduction to Sequential Circuits
12 State Machine
13 Combination Lock
14 4-bit Arithmetic Logic Unit with Condition Codes
15 Simple Computer

Engineering Design Content: