


Objectives

To develop and demonstrate thermal design tools for optimal arrangement of multilayered/stacked structures



Methods

Topology optimization carried out by coupling finite element analysis (FEA) with sequential quadratic programming (SQP) algorithm.

SIMP Method: $k_i = \rho_i^p k_{i1} + (1 - \rho_i^p) k_{i0}, p \geq 3$

Objective Functions

Minimize Peak Temperature: $\min_{\rho_i} \frac{T_{max}}{T_{max,0}}$

Minimize Stored Energy: $\min_{\rho_i} \frac{\{f\}^T \{T\}}{\{f\}^T \{T_0\}}$

Sensitivity Analysis


➤ Sensitivity to Temperature:

$$\frac{\partial \{T\}}{\partial \rho_i} = -p \rho_i^{p-1} (k_{i1} - k_{i0}) [K]^{-1} \frac{\partial [K]}{\partial k_i} \{T\}$$

➤ Sensitivity to Stored Energy:


$$\frac{\partial \{f\}^T \{T\}}{\partial \rho_i} = -p \rho_i^{p-1} (k_{i1} - k_{i0}) \{T\}^T \frac{\partial [K]}{\partial k_i} \{T\}$$

Procedures



Results


➤ Heat Spreader Design:




□ Substrate
■ Heat Spreader

Metallization Ratio

Minimize Peak Temperature:



Minimize Stored Energy:




20%

25%


45%

➤ Validation and Comparison:


Simulia Isight Flow of Control



➤ Thermal TSV Design:




Abaqus Results




Initial 2 hrs 39 mins Final

Matlab Results




Initial 22 secs Final


Minimum Peak Temperature (Area Constraint: 20%) ■ TSV ■ Substrate



Initial



Final



TSV Design Solution

Summary

- The developed standalone tool requires two orders of magnitude lower time for design as compared to a popular commercial tool.
- The developed tool will enable thermal design of 3D packages by identifying efficient heat removal paths through optimal placement of TSVs and optimizing heat spreader as well TIM material.

Acknowledgement

The authors would like to thank to the support from Cooling Technology Research Center (CTRC).

References

- S. S. Sapatnekar, "Addressing Thermal and Power Delivery Bottlenecks in 3D Circuits," *Proceedings of the Asp-Dac 2009: Asia and South Pacific Design Automation Conference 2009*, pp. 423-428, 2009.
- M. P. Bendsøe and O. Sigmund, *Topology, optimization: theory, methods, and applications*. Berlin; New York: Springer, 2003
- T. Borrvall and J. Petersson, "Large-scale topology optimization in 3D using parallel computing," *Computer Methods in Applied Mechanics and Engineering*, vol. 190, pp. 6201-6229, 2001.
- T. A. Davis, "Algorithm 849: A concise sparse Cholesky factorization package," *ACM Transactions on Mathematical Software*, vol. 31, pp. 587-591, Dec 2005.
- Hisada, T.; Yamada, Y., "Effect of thermal properties of interposer material on thermal performance of 2.5D Package," in *Electronics Packaging (ICEP), 2014 International Conference on*, vol., no., pp.429-433, 23-25 April 2014
- Santos, C.; Vivet, P.; Dutoit, D.; Garrault, P.; Peltier, N.; Reis, R., "System-level thermal modeling for 3D circuits: Characterization with a 65nm memory-on-logic circuit," in *3D Systems Integration Conference (3DIC), 2013 IEEE International*, vol., no., pp.1-6, 2-4 Oct. 2013