
## **Combinational Logic Gates in CMOS**

References:

Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey, Prentice Hall © UCB Principles of CMOS VLSI Design: A Systems Perspective, N. H. E. Weste, K. Eshraghian, Addison Wesley Adapted from: EE216A Lecture Notes by Prof. K. Bult © UCLA

### Combinational vs. Sequential Logic



Out = f(In)

Out = f(In, State)

State is related to previous inputs Stored in registers, memory etc

# Overview

- Static CMOS
  - Complementary CMOS
  - Ratioed Logic
  - Pass Transistor/Transmission Gate Logic
- Dynamic CMOS Logic
  - Domino
  - np-CMOS

# Static CMOS Circuit

- At every point in time (except during the switching transients) each gate output is connected to either V<sub>DD</sub> or V<sub>SS</sub> via a low-resistive path
- The outputs of the gates assume at all times the value of the Boolean function, implemented by the circuit
- In contrast, a dynamic circuit relies on temporary storage of signal values on the capacitance of high impedance circuit nodes

# Digital Gates Fundamental Parameters

- Area and Complexity
- Performance
- Power Consumption
- Robustness and Reliability

# What Can Go Wrong in CMOS Logic?


- Incorrect or insufficient power supplies 

   Incorrect or insufficient power supplies
   Incorrect or insufficient power supplies
   Incorrect or insufficient power supplies
   Incorrect or insufficient power supplies
- Power supply noise 
   Complementary CMOS is pretty
- Noise on gate input
   safe against these
- Faulty connections between transistors
- Clock frequency too high or circuit too slow

## How about Ratioed or Dynamic Logic?

- All the previous and
- Incorrect ratios in ratioed logic
- Charge sharing in dynamic logic
- Incorrect clocking in dynamic logic


## Complementary CMOS



PUN and PDN are dual networks

NMOS Transistors in Series/Parallel Connection


- Transistors can be thought as a switch controlled by its gate signal
- NMOS switch closes when switch control input is high



• NMOS passes a strong 0 but a weak 1

### **NMOS Transistors in Series/Parallel Connection**


• Connect Y to GND



• Implement the complement of PDN

**PMOS Transistors in Series/Parallel Connection** 


• PMOS switch closes when switch control input is low



• PMOS passes a strong 1 but a weak 0

## **PMOS Transistors in Series/Parallel Connection**

• Connect Y to VDD




 Combine series PDN and parallel PUN or parallel PDN and series PUN to complete the logic design to output good 1 and 0 Complementary CMOS Logic Style Construction

• PUN is the DUAL of PDN (can be shown using DeMorgan's Theorems)


$$\overline{A+B} = \overline{A}\overline{B}$$
$$\overline{AB} = \overline{A} + \overline{B}$$

$$G(in_1, in_2, in_3, ...) \equiv F(in_1, in_2, in_3, ...)$$

- The complementary gate is inverting
  - Implements NAND, NOR, ...
  - Non-inverting boolean function needs an inverter




## The NAND Circuit




PDN connected to GND: G = A.BPUN connected to  $V_{DD}$ :  $F = \overline{A} + \overline{B} = \overline{AB}$  $\overline{G(in_1, in_2, in_3, ...)} \equiv F(\overline{in_1}, \overline{in_2}, \overline{in_3}, ...)$ 


# The NOR Circuit




# Example Gate: COMPLEX CMOS GATE




$$F = ((A.B) + C.(A+B)) = carry$$




Symmetrical !




### **Full Adder Circuit**




### 4-input NAND Gate




### Standard Cell Layout Methodology




Two Versions of (a+b).c




# Logic Graph



## **Consistent Euler Path**




### Example: x = ab+cd



# Properties of Complementary CMOS Gates

- High noise margin
  - $V_{OH}$  and  $V_{OL}$  are at  $V_{DD}$  and  $G_{ND}$ , respectively
- No static power consumption
  - In steady state, no direct path between  $V_{DD}$  and  $V_{SS}$
- Comparable rise and fall times under appropriate scaling of PMOS and NMOS transistors

## **Transistor Sizing**




- For symmetrical response (dc, ac)
- For performance
- Input dependent
- Focus on worst-case

### **Propagation Delay Analysis - The Switch Model**

 $V_{DD}$   $R_{p}$   $R_{n}$   $C_{L}$ 

 $R_{\rho}$  $R_p$ Ā B F  $R_n$  $C_L$ B  $R_n$ Α

 $V_{DD}$ 




(a) Inverter

(b) Two-input NAND

(c) Two-input NOR


### Analysis of Propagation Delay




(b) Two-input NAND

- Assume C<sub>L</sub> dominates
- Assume R<sub>n</sub> = R<sub>p</sub> = resistance of minimum sized NMOS inverter
  - For t<sub>pLH</sub>
    - Worst case when only one
       PMOS pulls up the output node
    - $-~t_{pLH} \propto R_p C_L$
- For t<sub>pHL</sub>
  - Worst case when two NMOS in series
  - $-~t_{pHL} \propto 2R_nC_L$

### **3-Input NAND Gate**




### **3-Input NAND Gate**




Take 
$$W_n = (3/2)W_p$$

## **Design for Worst Case**



## 3-input NAND Gate with Parasitic Capacitors



## Worst Case Approximation Using Lumped RC Model

(We ignore the constant term 0.69 or 1.22)


$$t_{df} = \sum R_{pulldown} \times \sum C_{pulldown}$$
$$= (R_{N1} + R_{N2} + R_{N3}) \times (C_a + C_b + (C_c + C_{p+load}))$$

## Penfield-Rubenstein Model (Elmore Delay Model)

$$t_d = \Sigma R_i C_i$$
  
with:  $C_i = capacitance at node i$   
 $R_i = total resistance between C_i and supply$ 


$$t_{df} = [R_{N1}C_a] + [(R_{N1} + R_{N2})C_b] + [(R_{N1} + R_{N2} + R_{N3})(C_c + C_{p+load})]$$

#### **Distributed RC Effects**




### Comparison

#### **RP-Model**




#### Macro Modeling



$$t_d = T_{d, \text{ internal}} + \lambda \times C_{\text{load}}$$


#### Effect of Loading




# Effect of Fan-In and Fan-Out on Delay

$$t_d = a_1 F I + a_2 F I^2 + a_3 F O$$

- Fan-out: number of gates connected
   2 gate capacitance per fan-out
- Fan-in: number of inputs to a gate
  - Quadratic effect due to increasing resistance and capacitance




# $t_{\rm p}$ as a function of Fan-In



AVOID LARGE FAN-IN GATES! (Typically not more than FI < 4)

### Example 3-Input NAND gate with Parasitic Capacitors



#### Worst Case Approximation by Lumped Model

$$\begin{split} t_{dr} &= R_p \ x \ (C_c + C_{p+load}) = 10000 \ x \ 0.4 \times 10^{-12} = 4.0 \text{ns} \\ t_{df} &= \Sigma R_{pulldown} \ x \ \Sigma C_{pulldown} \\ &= (R_{N1} + R_{N2} + R_{N3}) \ x \ (C_a + C_b + (C_c + C_{p+load})) \\ &= (3 \ x \ 5000) \ x \ (3 \ x \ 0.05 + 0.15 + 0.20) \ x \ 10^{-12} \\ &= 7.5 \text{ns} \end{split}$$

#### Penfield-Rubenstein Model

 $t_{dr} = R_p \times (C_c + C_{p+load}) = 10000 \times 0.4 \times 10^{-12} = 4.0 \text{ns}$  $t_{df} = [R_{N1}C_a] + [(R_{N1} + R_{N2})C_b] + [(R_{N1} + R_{N2} + R_{N3})(C_c + C_{p+load})]$  $= 5000 \times 0.05 \text{pF} + 10000 \times 0.05 \text{pF} + 15000 \times 0.4 \text{pF} = 6.75 \text{ns}$ 

#### Worst Case Approximation by Lumped Model

Make  $W_n = 2W_p$ 

 $t_{dr} = R_p \times (C_c + C_{p+load}) = 10000 \times 0.45 \times 10^{-12} = 4.5$ ns

$$\mathbf{t}_{df} = \Sigma \mathbf{R}_{pulldown} \mathbf{X} \ \Sigma \mathbf{C}_{pulldown}$$

 $= (R_{N1} + R_{N2} + R_{N3}) \times (C_a + C_b + (C_c + C_{p+load}))$ 

 $= (3 \times 2500) \times (3 \times 0.10 + 0.15 + 0.20) \times 10^{-12}$ 

= 4.875ns

#### Penfield-Rubenstein Model

Make 
$$W_n = 2W_p$$
  
 $t_{dr} = R_p \times (C_c + C_{p+load}) = 10000 \times 0.45 \times 10^{-12} = 4.5 \text{ns}$   
 $t_{df} = [R_{N1}C_a] + [(R_{N1} + R_{N2})C_b] + [(R_{N1} + R_{N2} + R_{N3})(C_c + C_{p+load})]$   
 $= 2500 \times 0.10 \text{pF} + 5000 \times 0.10 \text{pF} + 7500 \times 0.45 \text{pF} = 4.125 \text{ns}$ 

#### **Rewriting Penfield-Rubenstein Equation**

$$t_{d} = [R_{N1}C_{a}] + [(R_{N1} + R_{N2})C_{b}] + [(R_{N1} + R_{N2} + R_{N3})(C_{c} + C_{p+load})]$$
  


$$\implies t_{d} = [R_{N1}(C_{a} + C_{b} + C_{c} + C_{p+load})] + [R_{N2}(C_{b} + C_{c} + C_{p+load})] + [R_{N3}(C_{c} + C_{p+load})]$$

 $\mathbf{t}_{d} = \Sigma \ \mathbf{R}_{ii} \mathbf{C}_{downstream-i}$ 


with:  $C_{downstream-i} = downstream capacitance at node i$  $R_{ii} = resistance at node i$ 

### **Progressive Sizing**


- When parasitic capacitance is significant (e.g., when fanin is large), needs to consider distributed RC effect
- Increasing the size of M1 has the largest impact in terms of delay reduction
- $M_1 > M_2 > M_3 > ... > M_N$



### Delay Optimization by Transistor Ordering



Critical signal next to supply



Critical signal next to output