



2001 DIGEST OF TECHNICAL PAPERS AND VISUALS SUPPLEMENT

Welcome

Getting Started

Digest

Visuals Supplement

Sessions

Author Index



Welcome

2001
International
Solid-State
Circuits
Conference

Welcome to the 2001 IEEE International Solid-State Circuits Conference on CD-ROM!

This CD is designed so that you may locate technical papers and corresponding presentation Visuals by session or by author, as well as with full-text search.

Technical papers and visuals were originated, generally, as electronic files; all materials were converted to Adobe Acrobat PDF format for cross-platform access. Since, in a very few cases, some of the materials were scanned, and since the figures and Visuals originated with the authors, the viewing quality will vary with the size and quality of fonts used. Generally speaking, even though the viewing quality on your monitor may vary, all papers print clearly. Note that the technical papers are fully edited prior to publication in the Digest, but that Digest figures and Visuals are as received from the authors.

Thank you and Enjoy!
Laura Chizuko Fujino
ISSCC Director of Publications/Presentations
lfujino@cs.toronto.edu

[Main Menu](#)



Copyright

2001
International
Solid-State
Circuits
Conference

Copyright and Reprint Permission:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U. S. Copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA, 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ, 08855-1331.

Copyright © 2001 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

IEEE Catalog Number: 01CH37177

ISBN Softbound: 0-7803-6608-5

ISBN Microfiche: 0-7803-6609-3

ISBN CD-ROM: 0-7803-6610-7

Library of Congress Number: 81-644810

ISSN: 0193-6530

[Main Menu](#)



Trademarks

2001
International
Solid-State
Circuits
Conference

TRADEMARKS

Adobe, the Adobe logo, Acrobat and the Acrobat logo are trademarks of Adobe Systems Incorporated or its subsidiaries and may be registered in certain jurisdictions. Macintosh is a registered trademark of Apple Computer, Inc. HP is a registered trademark and HP-UX is a trademark of Hewlett-Packard Company. Motif is a trademark of Open Software Foundation, Inc. Solaris is a registered trademark of Sun Microsystems, Inc., Sun and OpenWindows are trademarks of Sun Microsystems, Inc. SPARC is a registered trademark of SPARC International, Inc. SPARCstation is a registered trademark of SPARC International, Inc., licensed exclusively to Sun Microsystems, Inc. and is based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company, Ltd. Windows is a trademark of Microsoft Corporation. X Window System is a trademark of the Massachusetts Institute of Technology. I386, 486 and Pentium are trademarks of Intel Corporation. All other products or name brands are trademarks of their respective holders.

[Main Menu](#)



Getting Started

INTRODUCTION

This Electronic Guide file contains hypertext links within the Guide and to separate paper files. Links are represented by colored text (e.g. a name or title); clicking on the text activates the link.

Before you start browsing and using the information on this CD-ROM, you will need to install Adobe Acrobat Reader 4.0. If you already have Acrobat Reader installed on your system, make sure it is version 4.0 or higher and includes the Search plug-in.

ACROBAT PREFERENCES

Articles may have text outside normal print-area defaults. We recommend selecting “Shrink to Fit” in the print menu to capture the complete image for your printout.

To make viewing and searching easier, we recommend changing two default Acrobat Preferences (found under the File menu.)

In the dialog box shown for **General** Preferences, turn OFF the “Open Cross-Document Links in Same Window” option; this will keep the Guide file open when you view paper files and allows


Main Menu



Getting Started

you to return to the same page in the Guide when you close a paper.

In the dialog box shown for **Search** Preferences, turn ON the “Show Fields” option so that Title, Author, Keywords, and Subject fields are visible when specifying search criteria. If for some reason this preference option is not present on your system, check to see that you have the Search plug-in installed. The

Search icon  will be present on the Acrobat Toolbar if the function is properly installed. Specifics of the Search function are described later in this section.

EXITING AN ARTICLE

To exit an article after viewing, and return to the electronic guide,



select “File” then “Close” from the menu bar.

To switch between the article and the electronic guide or any other PDF file that is open, select “Window” and pick the open file you wish to return to.


Main Menu



Getting Started

USING BOOKMARKS

In addition to links, you can navigate through the Electronic Guide using Bookmarks. If they are not already visible, choose “Bookmarks & Page” from the View Menu or press the “Display Page and Bookmarks” button on the Toolbar. A panel opens on the left side of the screen displaying Bookmarks in a hierarchy.



- Contents
- Welcome
- Getting Started
- ▷ □ Publications
- ▷ □ Authors
- ▷ □ Subjects
- ▷ □ Conferences

Each Bookmark corresponds to a page in the Guide. Click on the text in a Bookmark to go to that page.

Entries with lower level Bookmarks show an arrowhead, pointing down when subordinate Bookmarks are visible, pointing right when hidden. To view subordinate Bookmarks, click on the arrowhead. To hide them, click on the arrowhead again. Dragging the right margin of the bookmark panel resizes it.

Main Menu



Getting Started

NAVIGATION BUTTONS

This Guide contains a variety of navigational aids to help you easily explore the contents.

Section Map

The Electronic Guide is constructed in sections: e.g. Papers, Authors, Getting Started. The current section is shown at the top of each page. The “path” to this section is shown at the right. Clicking these text buttons moves you to the start of that section.

Next Page button

Click to advance to the next page in the section.

Previous Page button

Click to go back to the previous page in the section. The first and last pages of a section show only one button.


The Page Up and Page Down keys perform the same functions.

A vertical navigation bar on the right side of the page. It features a dark blue background. At the top, there is a white arrow pointing downwards. Below it, the text "Main Menu" is enclosed in a white L-shaped bracket. Further down, there are two white arrows pointing downwards, one on the left and one on the right. At the bottom of the bar, there are two white arrows pointing outwards, one to the left and one to the right.


Main Menu

Getting Started

ACROBAT TOOLBAR




View Modes



Display Thumbnails and Page
Display Bookmarks and Page
Display Page



Zoom/Selection




Select Text
Zoom In (Magnify)
Move Page Image

Main Menu





Getting Started

ACROBAT TOOLBAR (continued)



Navigation



History




Main Menu




Getting Started

ACROBAT TOOLBAR (continued)




Page View



Fit Width
Fit Page
Actual Size



Find/Search



Next Hit
Previous Hit
View Search Results
Search
Find

Main Menu



Getting Started

SEARCHING

Two types of searching are possible with Acrobat: Find and full-text Search. Choosing Find (from the Toolbar or Tools menu) opens a dialog box. Type a search string in the field provided, check the appropriate options and press the “Find” button. Find searches linearly through the currently open Acrobat file (not necessarily the entire Electronic Guide) from the cursor forward.

Choosing the Search button or Search menu item (under Tools), selecting the Query item, opens a dialog box from which you can access the more powerful full-text search engine (if you installed Acrobat from this CD-ROM). Its dialog box is shown on the next page.


Typing a term in the text box at the top of the Search dialog box and pressing the “Search” button causes a full-text search of all words in the body of papers in the collection.

Main Menu



Getting Started

If you are not finding files you think should show in the results list, Acrobat may not be attached to the correct index file. To check, press the “Indexes...” button for a list of available indexes. If this title is not listed, press the “Add...” button and look in the root directory of the CD-ROM for a file called “index.pdx”. Click on that file to add it to the list. If none exists, this title was not indexed.



Foreword

The Internet Age: Technologies Driving Digital Convergence



Welcome to the 48th annual ISSCC. ISSCC 2001 promises to be an exciting one and continues ISSCC's proud tradition as the foremost global forum for presentation of advances in solid-state circuits. ISSCC 2001 consists of 165 technical papers in 25 Sessions, a three-paper Plenary Session, eight evening panels, six tutorials, a short course, and a workshop. The international scope of the conference is reflected in the geographical origin of the paper submissions. This year, 53% of the accepted papers are from North America, 21% from Europe, and 26% from the Far East. Of these papers, 70% are from industry and 30% are from universities and/or industry-university collaborations.

The Internet Age is characterized by a convergence of communications and computing technologies that will undoubtedly change how we live and work. The rapid growth and development of the internet has been largely driven by advances in integrated circuits, and thus THE INTERNET AGE: TECHNOLOGIES DRIVING DIGITAL CONVERGENCE is a timely theme for ISSCC 2001. The technical infrastructure required to support the internet is broad, and includes technologies and circuits related to all types of networks, both local and wide-area, wired and wireless as well as general-purpose microprocessors, memory systems and application-specific signal processors for data, voice and image processing applications. Papers spanning the latest analog, digital, and mixed-signal circuit innovations in each of these areas are included in the technical paper presentations of this year's conference. In addition, the three Plenary session papers, the short course and tutorials are tightly coupled to the theme.

The quality of this year's technical papers is extremely high, continuing the tradition of excellence long associated with the ISSCC. In the microprocessor area, for instance, there are benchmark papers in Sessions 15 and 20 describing GHz microprocessors. High-speed digital interfaces are rapidly evolving and the latest developments are presented in Session 4. On the topic of memories, paper Session 24, describes the design of a 4Gb DDR SDRAM. Session 2 describes innovations in non-volatile memory and presents a 1Gb flash memory. In the area of signal-processing systems, a 90mW MPEG-4 video codec is presented in Session 9; a complete set-top box system-on-chip, an ultra-low-power cryptography processor, and some of the first chips to support the 54Mb/s IEEE 802.11a WLAN standard are presented in Session 21. In the wireless area, Session 13 presents several fully-integrated Bluetooth transceivers and a fully-integrated 5GHz wireless LAN receiver in CMOS. In the wireline area, important developments in the design of analog front ends for xDSL and 1000Base-T systems are presented in Session 19. Analog circuit advancements in the area of ADCs are presented in Session 8 with two papers describing 6b ADCs that operate in excess of 1GSample/s. Many CMOS image sensors with embedded processors are described in Session 6. Advanced technologies such as biological integrated circuits, molecular electronic devices, and magnetoresistive RAMs can be found in Session 7. These are just a select few of my favorite sessions and milestone papers; undoubtedly, you will discover more of your own.

Many people have contributed to the success of ISSCC 2001. The US, Far East, European and Executive Committees are composed of 163 experts who met in April, June, August, September, and October to plan the conference. I express gratitude and appreciation to all of them. In particular, I thank Watanabe-san the Far East Chair, Arai-san the Far East Secretary, Yamashina-san the Far East Assistant Secretary, Rudy Van de Plassche the European Chair, and Jan Sevenhans the European Secretary, for their leadership, assistance and support. I would also like to thank the Subcommittee Chairs for their tremendous efforts: Behzad Razavi (Analog), Ian Young (Digital), Dennis Polla (Imagers, Displays & MEMS), Bruce Bateman (Memory), Anantha Chandrakasan (Signal Processing), John Cressler (Technology Directions), Bob Bayruns (Wireless Communications), and Russ Apfel (Wireline Communications). Their leadership and the efforts of their subcommittees have resulted in a quality conference again this year. I express deep appreciation to all members of the ISSCC Program Committee for the tremendous commitment of time and expertise. I also thank all of the authors and speakers for contributions in making this year's conference well worth attending.

Additionally, I express thanks to Willy Sansen for valuable assistance as Vice-Chair; to Diane Suiters and her colleagues at Courtesy Associates for Conference arrangements, operations, registration, and valuable assistance; the staff at MiraCD for their assistance in helping us migrate to a new electronic submission format; John Wuorinen for his editorial skills; Steve Bonney of Letter Systems for his efforts in helping to produce the Advance Program and Digest; Laura Fujino and Ken Smith for their extensive work with the Press Kit, press conferences, awards, CD-ROM and slide supplement; to Frank Hewlett for his superb efforts in keeping track of action items and Web operations; and a special thank-you to John Trnka for support, guidance and leadership. I know you will find this year's conference informative, enjoyable, and rewarding!

A handwritten signature in black ink that reads "Glenn Gulak".

Glenn Gulak, ISSCC 2001 Program Chair

Session 6 CMOS Image Sensors with Embedded Processors

	Session Overview and Abstracts	86
6.1	A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory	88
6.2	A Miniature Imaging Module for Mobile Applications	90
6.3	Arbitrated Address Event Representation Digital Image Sensor	92
6.4	A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection	94
6.5	A 128x128 CMOS Imager with 4x128 Bit-Serial Column-Parallel PE Array	96
6.6	A Signal-Processing CMOS Image Sensor using a Simple Analog Operation	98
6.7	Autoscaling CMOS APS with Customized Increase of Dynamic Range	100

Evening Sessions Discussion Sessions

E1	Does Fabless mean Futureless for Imaging?	102
E2	10 Years of RF-CMOS - But How Many Products Today?	104
E3	Has Technology Scaling Created Microprocessor Monsters?	106
E4	How will Future Portable Systems Store and Access Data? Disk, Semiconductor Memory, Emerging Technology, or via the Internet?	108

Session 7 Technology Directions: Advanced Technologies

	Session Overview and Abstracts	110
7.1	Genetic Applets: Biological Integrated Circuits for Cellular Control	112
7.2	The Design and Measurement of Molecular Electronic Switches and Memories	114
7.3	Strained Si Surface Channel MOSFETS for High-Performance CMOS Technology	116

7.4	FinFET - A Quasi-Planar Double-Gate MOSFET	118
7.5	Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology	120
7.6	A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM	122

Session 8 Nyquist ADCs

	Session Overview and Abstracts	124
8.1	A 6b 1.3GSample/s A/D Converter in 0.35 μ m CMOS	126
8.2	A 6b 1.1GSample/s CMOS A/D Converter	128
8.3	A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply	130
8.4	A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm ²	132
8.5	A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist	134
8.6	A 14b 40MSample/s Pipelined ADC with DFCA	136

Session 9 Integrated Multimedia Processors

	Session Overview and Abstracts	138
9.1	A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile	140
9.2	A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications	142
9.3	One Chip 15frame/s Mega-Pixel Real-time Image Processor	144
9.4	A 250MHz Single-Chip Multiprocessor for A/V Signal Processing	146
9.5	A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor	148
9.6	A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM	150

Session 10 Wireless Building Blocks I

	Session Overview and Abstracts	152
10.1	A 1.5W Class-F RF Power Amplifier in 0.2 μ m CMOS Technology	154
10.2	A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control	156
10.3	A 1W 0.35 μ m CMOS Power Amplifier for GSM-1800 with 45% PAE	158
10.4	A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers	160
10.5	A +18dBm IIP3 LNA in 0.35 μ m CMOS	162
10.6	A Wideband 1.3GHz PLL for Transmit Remodulation Suppression	164

Session 11 SRAM

	Session Overview and Abstracts	166
11.1	Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell	168
11.2	An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances	170
11.3	SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer	172
11.4	Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs	174
11.5	A 900MHz 2.25MB Cache with On-Chip CPU - Now In Cu SOI	176

Session 12 Signal Processing for Storage and Coding

	Session Overview and Abstracts	178
12.1	Power-Efficient Application-Specific VLIW Processor for Turbo Decoding	180
12.2	A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM.	182

	12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit	184
12.4	A 300MHz Mixed-Signal FDTS/DFE Disk Read Channel in 0.6 μ m CMOS	186
12.5	A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications	188
12.6	A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels	190
12.7	A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time	192

Session 13 Wireless LAN

	Session Overview and Abstracts	194
13.1	A Fully-Integrated Single-Chip SOC for Bluetooth	196
13.2	A Fully-Integrated CMOS RFIC for Bluetooth Applications	198
13.3	A 2.4GHz CMOS Transceiver for Bluetooth	200
13.4	A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters	202
13.5	A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN	204
13.6	A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator	206
13.7	A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver	208

Session 14 Gigabit Optical Communications II

	Session Overview and Abstracts	210
14.1	A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery	212
14.2	A 2.75Gb/s CMOS Clock-Recovery Circuit with Broad Capture Range	214
14.3	Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection	216

14.4	A 1V 1mW CMOS Front-End with On-chip Dynamic Gate Biasing for a 75Mb/s Optical Receiver	218	16.6	A Versatile Micro-Power High-Voltage Flat Panel Display Driver	254
14.5	A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC	220	16.7	100frames/s CMOS Range Image Sensor	256
14.6	A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics	222	Evening Sessions Discussion Sessions		
14.7	A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes	224	E5	Embedded DRAM: Curiosity or Workhorse?	258
14.8	40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery	226	E6	Broadband Access - Who will win the race: Copper, Fiber, or Wireless?	260
Session 15 Microprocessors			E7	100cube: Science or Fiction? Is it Possible to Design a 100mm ² System-on-Chip with 100M Transistors in 100 Days?	262
	Session Overview and Abstracts	228	E8	Are Startups Killing Innovation?	264
15.1	A Scalable Performance 32b Microprocessor	230	Session 17 Technology Directions: 3D Technologies and Measurement Techniques		
15.2	Physical Design of a Fourth-Generation POWER GHz Microprocessor	232		Session Overview and Abstracts	266
15.3	A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface	234	17.1	Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip	268
15.4	First-Generation MAJC Dual Microprocessor	236	17.2	Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology	270
15.5	A 1.1GHz First 64b Generation Z900 Microprocessor	238	17.3	3-D Assembly Interposer Technology for Next-Generation Integrated Systems	272
15.6	A 1.2GHz Alpha Microprocessor with 44.8GB/s Chip Pin Bandwidth	240	17.4	Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies	274
Session 16 Integrated MEMS and Display Drivers			17.5	Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements	276
	Session Overview and Abstracts	242	17.6	Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution	278
16.1	A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing	244	17.7	Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip	280
16.2	A Single-Chip CMOS Resonant Beam Gas Sensor	246	Session 18 3G Wireless		
16.3	Integrated Hall Sensor Array Microsystem	248		Session Overview and Abstracts	282
16.4	A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs	250	18.1	A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA	284
16.5	A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser	252			

18.2	A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications	286
18.3	A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX	288
18.4	A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver	290
18.5	A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS	292
18.6	A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration	294

Session 19 Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers

	Session Overview and Abstracts	296
19.1	A 285mW CMOS Single Chip Analog Front End for G.SHDSL	298
19.2	A CMOS Direct Access Arrangement using Digital Capacitive Isolation	300
19.3	A High-Voltage Line Driver for Combind Voice and ADSL Services	302
19.4	An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters	304
19.5	SOPA: A Highly-Efficient Line Driver in 0.35 μ m CMOS Using a Self-Oscillating Power Amplifier	306
19.6	A DSP Based Receiver for 1000BASE-T PHY	308
19.7	A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables	310

Session 20 Multi GigaHertz Microprocessor Technologies

	Session Overview and Abstracts	312
20.1	A 1.8GHz Instruction Window Buffer	314
20.2	A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits	316
20.3	Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends	318
20.4	Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process	320

20.5	A 1GHz PA-RISC Processor	322
20.6	A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit	324

Session 21 Signal Processing for Communications

	Session Overview and Abstracts	326
21.1	A Universal Cable Set-Top Box System on a Chip	328
21.2	An Energy-Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor	330
21.3	A Self-Contained 100?W Multirate FSK Receiver ASIC	332
21.4	A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting	334
21.5	A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS	336
21.6	A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs	338

Session 22 Technology Directions: Systems on a Chip

	Session Overview and Abstracts	340
22.1	Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification	342
22.2	ChipOS: Open Power-Management Platform to Overcome the Power Crisis in Future LSIs	344
22.3	Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data	346
22.4	The Implementation of Two Multiprocessor DSPs: A Design Methodology Case Study	348
22.5	A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications	350
22.6	A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC	352
22.7	A Multicarrier GMSK Modulator for Base Stations	354

Session 23 Analog Techniques

	Session Overview and Abstracts	356
23.1	A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control	358
23.2	Dynamically Biased 1MHz Low-pass Filter with 61dB peak SNR and 112dB Input Range	360
23.3	A 200nV Offset 6.5nV/ $\sqrt{\text{Hz}}$ Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1 μm Digital CMOS	362
23.4	A Filtering Technique to Lower Oscillator Phase Noise	364
23.5	A 12b 500MSample/s Current-Steering CMOS D/A Converter	366
23.6	A 1.9GHz Si Active LC Filter with On-Chip Automatic Tuning	368
23.7	A 0.25 μm CMOS 17GHz VCO	370
23.8	A 50GHz VCO in 0.25 μm CMOS	372
23.9	A Wideband BiCMOS VCO for GSM/UMTS Direct Conversion Receivers	374

Session 24 DRAM

	Session Overview and Abstracts	376
24.1	A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture	378
24.2	A Multi-Gigabit DRAM Technology with 6F ² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse	380
24.3	A 113mm ² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture	382
24.4	A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications	384
24.5	A 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine	386

	24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester	388
--	--	-----

Session 25 Clock Generation and Distribution

	Session Overview and Abstracts	390
25.1	A 4GHz 40dB PSRR PLL for SOC Application	392
25.2	A Low-Jitter 125-1250MHz Process-Independent 0.18 μm CMOS PLL Based on a Sample-Reset Loop Filter	394
25.3	A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications	396
25.4	A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture	398
25.5	Multi-GHz Low-Power Low-Skew Rotary Clock Scheme	400
25.6	The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor	402
25.7	A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor	404

Session 26 Wireless Building Blocks II

	Session Overview and Abstracts	406
26.1	A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM	408
26.2	A 0.8dB NF ESD-Protected 9mW CMOS LNA	410
26.3	A 19GHz 0.5mW 0.35 μm CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement	412
26.4	A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer	414
26.5	3V GSM Base Station RF Receivers using 0.25 μm BiCMOS	416
26.6	A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications	418
26.7	SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s	420

Short Course

CMOS RF CIRCUITS

This Short Course is intended to jumpstart engineers in design and development of CMOS circuits for wireless applications. Course completion provides an overall perspective of system tradeoffs along with detailed circuit design strategies for key RF wireless transceiver building blocks. Topics include overview of mobile wireless systems and key metrics of RF design, low noise amplifier characteristics, tradeoffs and designs, fundamentals of mixer design for RF receivers, and CMOS oscillator circuit analysis and design.

OUTLINE

MOBILE TRANSCEIVER DESIGN SYSTEM OVERVIEW

RF designers must consider noise figure, intercept, and compression points in the context of system requirements such as sensitivity, selectivity, and resilience to blocking and interference. Significance of power consumption in modern mobile communications and trade-off among cost, power, size, and weight of mobile terminals in CMOS implementations are discussed.



Instructor: Qiuting Huang received PhD from Katholieke Universiteit Leuven (1987). After five years as lecturer at the University of East Anglia, Norwich, UK, he joined the Integrated Systems Laboratory, Swiss Federal Institute of Technology (ETH), Zurich. His research interests are in the design of radio-frequency and baseband ICs for wireless communications. He is member of the ISSCC and European Solid-State Circuit Conference Program Committees. He was awarded the Transactions on Electronics best paper award (1997) and participated in the ISSCC Best Panel.

LOW-NOISE AMPLIFIERS

Design issues for RF low-noise amplifiers in fine-line CMOS and basic LNA performance parameters are reviewed. Gain, frequency, noise, linearity, power dissipation, supply voltage, and input/output matching tradeoffs are presented in terms of CMOS scaling trends for active and passive devices in single-ended and fully-differential implementations. Merged LNA/filter topologies with design examples illustrating tradeoffs are discussed.



Instructor: David J. Allstot received PhD from UC Berkeley in 1979. He is currently the Boeing-Egtvedt Chair Professor in EE at the University of Washington and a Technical Consultant with Mobilian Corp. He has advised about 60 MS and PhD graduates, published more than 150 papers, and received several best paper awards and several outstanding teaching and advising awards. His current research includes data converters and RF circuits. He is an IEEE Fellow.

CMOS UP AND DOWN CONVERTERS

Modern transceivers often use co-designed receiver architectures and mixer topologies. For these architectures, different up and down converter CMOS circuits are discussed in detail. The realization of quadrature and image-rejection mixers in combination with poly-phase filters is presented. Relevant design examples and limitations of CMOS transceiver are reviewed.



Instructor: Michiel S.J. Steyaert received PhD from Katholieke Universiteit Leuven, Heverlee, Belgium in 1987. He joined the K.U. Leuven Laboratory ESAT in 1983 where he is Professor. His current research interests are high-performance and high-frequency analog integrated circuits for telecommunication systems. He received the European Solid-State Circuits Conference Best Paper Award (1990), the ISSCC Evening Session Award (1995, 1997), the 1999 IEEE Circuit and Systems Society Guillemin-Cauer Award and the 1991 NFWO Alcatel-Bell-Telephone award for innovative work in integrated circuits for telecommunications.

FUNDAMENTAL ASPECTS OF OSCILLATOR DESIGN

Oscillators have traditionally lagged amplifiers in terms of well-formed intuitions that enable the circuit designer to arrive at the optimum solution. Simple, accurate, yet physical understanding of noise and large-signal operation enables complete understanding of oscillators, and points the way to state-of-the-art solutions. These concepts are illustrated on frequently-used RF-CMOS oscillators.



Instructor: Asad A. Abidi received PhD from U.C. Berkeley in 1981. He worked at Bell Labs, Murray Hill, NJ until 1985 when he joined UCLA where he is Professor. He served as Editor of the IEEE Journal of Solid-State Circuits (1992-1995). He received the TRW Award for Innovative Teaching (1988) and the IEEE Donald G. Fink Award (1997), and is co-recipient of the Best Paper Award at the European Solid-State Circuits Conference (1995), the ISSCC Jack Kilby Best Student Paper Award (1997), the ISSCC Jack Raper Award for Outstanding Technology Directions Paper (1997), the Design Automation Conference Design Contest Award (1998), and an IEEE Millennium Medal. He is an IEEE Fellow.

Tutorials

Front-End Circuits for Optical Communications

An introduction to optical receiver circuits is presented with focus on integration at >10Gb/s data rate in SiGe technology. Basic system requirements and design considerations. TZ-, AGC and limiting amplifiers, clock and data recovery, demultiplexer circuits, linear binary clock recovery architectures, and SONET jitter characteristics will be discussed.



Instructor: Yuriy M. Greshishchev, Nortel Networks, Ottawa, Canada received the PhD in Electrical and Computer Engineering from V.M. Glushkov Institute of Cybernetics, Microelectronics Division, Kiev, Ukraine, in 1984. He is an advisor on high-speed communications circuit design developing highly integrated circuits in emerging technologies for 10-40Gb/s optical communications. His recent work is on a 10Gb/s fully-integrated SiGe receiver for SONET. He has co-authored 2 books and numerous technical papers on high-speed communication circuit design and data converters.

Logical Effort - Designing Fast CMOS Circuits

Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort provides a simple method for estimating gate delays and evaluating tradeoffs of circuit topologies and gate sizes.



Instructor: David Harris is Assistant Professor of Engineering at Harvey Mudd College. His research interests are in the area of high-speed integrated circuit design, especially timing, domino circuits, and arithmetic units. He is coauthor of a book on Logical Effort and author of Skew-Tolerant Circuit Design. Prof. Harris has consulted for numerous design teams at Sun Microsystems, Hewlett-Packard, Intel, and elsewhere in the area of high speed circuits. He received M.Eng. and SB from MIT in 1994 and PhD in EE from Stanford University in 1999 and M.Eng. and S.B. from MIT in 1994.

Network Processing ICs

Architectural and design issues of the ASIC architectures dedicated to specific network processing functions, known as packet processors, for key functions in high-speed switches and routers will be reviewed. Topics include: (1) Switch architecture and queue management: Ethernet switch architectures, input queuing vs. output queuing, multicasting, QoS, buffer management (2) Multi-layer switching: L2 search and learn, VLAN, L3 longest-prefix-match search, IP multicast, L4-7 classification (3) Emerging standards/interfaces: 10G Ethernet (XGMII), UTOPIA-4, Packet-over-SONET (POS), Common Switch Interface Specification (CSIX), InfiniBand



Instructor: C. Bernard Shung, Allayer Communications, San Jose, CA received PhD in EECS from UC Berkeley in 1988. He is Design Manager responsible for highly-integrated multi-layer products. He led the first 10GbE switching processor with 44Gb/s bandwidth. He has been at IBM Almaden, CA and Qualcom, San Diego, and was Professor of EE at National Chiao Tung University, Hsinchu, Taiwan, where his research was on ATM switching, wireless communications, error-correcting codes, and cryptography.

Low-Power Design Techniques for Microprocessors

Microprocessors have become prevalent in today's handheld wireless electronic era. The design of the microprocessor significantly impacts power consumption and hence battery life, a crucial metric in any portable device. This tutorial discusses design techniques and issues for low power microprocessor design. The presentation covers design, from system architecture to transistor sizing. Areas covered include static and dynamic power consumption, process issues, leakage control, logic design styles and transistor sizing.



Instructor: Simon Segars, ARM Inc., Austin, TX holds a BEng in EE from Univ. of Sussex, England, and a MSc in Low-Power CPU Design from Univ. of Manchester, England. He is Director of CPU Development at ARM Austin Design Center. At ARM since early 1991, he has worked on most of ARM's CPU products since then. He led development of the ARM7 and ARM9 Thumb families now oversees architectural specification of future high-performance processors. He holds a number of patents on embedded CPU architectures.

Broadband Design for Wireless and Wired Systems

System requirements and IC design techniques for broadband wireless and wired systems are discussed. Two example systems, high-definition television and cable modems, are used as real-world examples. Broadband design issues are contrasted with the narrowband design styles that are well known to wireless engineers today. In particular, design techniques for realizing wide bandwidth matching, low noise, and low distortion including composite beats are described in detail.



Instructor: Bud Taddiken, Microtune, Plano, TX joined Microtune in 1996 as Director of RFIC Development and became Vice President of IC Engineering in 1998. From 1983 to 1996, he held various positions with Texas Instruments, most recently RFIC Design Manager for Transmitters and PLLs and Member, Group Technical Staff. He has authored or coauthored over 30 conference or journal papers and holds a BSEE from MIT and six US patents.

Integrated Electronics for Displays

Displays are the primary interface for information technology users, especially in today's Internet age. Today's displays must compete in a cost-sensitive market, which drives innovation in display module technology, its interface and timing control components, and system integration. An overview of the latest display technology includes coverage of key electronic components used today and future opportunities for integration.

Photo
Not
Available

Instructors: Philip Alvelda, MicroDisplay, San Pablo, CA received BS in Physics and Computer Science at Cornell University in 1986, and MS and PhD in Electrical Engineering and Computer Science from MIT in 1993 and 1994. After working at NASA developing high-precision CCD star and target trackers, he founded and was Chief Technology Officer of the MicroDisplay Corp. He has been a Principal Investigator and director of several DARPA research projects in display technology. He is currently CEO of Idetic, Inc., a member of IEEE and SID, and is an invited industry speaker. He holds 15 patents and has presented more than 30 technical papers.



Instructors: Kai Schleupen, IBM, Yorktown Heights, NY Dr. Schleupen received MS in 1989 and PhD in 1995, at the Laboratory for Flat Panel Displays of University of Stuttgart, Germany. From 1995 to 1996 he worked in the Display Research Dept at AT&T Bell Labs, Murray Hill, NJ. In 1996, he joined the IBM T.J. Watson Research Center in Yorktown Heights, NY, where he now manages the Display Design and Electronics Dept. responsible for design of high-resolution direct-view displays for desktop and portable applications. He holds 12 patents and is author or co-author of over 20 technical publications. He is member of IEEE and SID.

INDEX TO AUTHORS

A

Abe 384
 Abhyankar 70
 Abidi 126, 186, 292, 364
 Adler 236
 Agah 304
 Ahn 212
 Ahn, Hyung Ki 286
 Aida, Kazutoshi 182
 Aikawa, Masatoshi 146
 Aizawa 216
 Ajikuttira 198
 Akiyama 398
 Al-Sarawi 338
 Aldrich 386
 Alexandre 196
 Alinoor 202
 Alford 164
 Altekar 184
 Amir 236
 Ampadu 190
 Anand 214
 Anders 318
 Anderson, Carl 232
 Anderson, Jim 328
 Anderson, Stuart 90
 Apfel 302
 Arai 60
 Aoki, Makoto 146
 Aoki, Masami 40
 Arai 380
 Arakawa 386
 Aram 310
 Arita 140
 Argos 36
 Arimoto 388
 Arivoli 338
 Arneborn 320
 Asano 148
 Asao 148
 Asbeck 158
 Austin 386

B

Badaroglu 342
 Bae 142
 Baeyens 84
 Bailey 402
 Bakhru 222
 Bakir 280
 Balteanu 202

Baltes 246
 Barkatullah 404
 Bartolome 130
 Bauduin 226
 Bauernschmitt 352
 Beakes 190
 Beerens 196
 Begin 226
 Bekooij 180
 Belenky 100
 Benschneider 320
 Benton 302
 Best 66
 Bhasin 234
 Birkett 202
 Biyani 230
 Black Jr 396
 Boahe 92
 Boehler 382
 Bokor 118
 Bogosh 328
 Bolsens 336, 342
 Bonelli 226
 Bonjean 352
 Bonte 226
 Boric-Lubecke 416
 Borkar 224
 Borremans 366
 Bowman 278
 Bradley 120
 Bradshaw 90
 Brajovic 256
 Brand 246
 Brechignac 90
 Breems 48
 Brendle 352
 Brizio 222
 Brockherde 252
 Browning 224
 Bugeja 136
 Burger 44
 Burns 268
 Bushner 328
 Butler 386
 Byun 378

C

Cabrera 32
 Cai 76
 Calder 122
 Cao 76
 Caresosa 76

Carter 232
 Case 328
 Chacko 394
 Chae 68
 Chan, Andrew 418
 Chan, Harry 184
 Chandrakasan 330
 Chang, Ken 70
 Chang, Leland 118
 Chappell 324
 Charlier 196
 Chau 66
 Chen, Catherin 70
 Chen, J. 114
 Chen, Kuo-Lung 34
 Chen, Yung-Jinn 416
 Chen, Zhiheng 290
 Cheng 310
 Cheong 198
 Chern 184
 Cherry 202
 Cheung, Darwin 328
 Cheung, Francis 328
 Cheung, Vincent 52
 Chiba 64
 Chien 200
 Chin 70
 Chiu, Frank 236
 Chiu, Tom 234
 Chiussi 222
 Chng 236
 Cho, Soo-In 68
 Cho, Taehee 28
 Choi, Chang Hyun 378
 Choi, Jung-Dal 28
 Choi, Michael 126
 Choi, Mun-Kyu 38
 Choi, Sunmi 28
 Choi, Yang-Kyu 118
 Choi, Yun-Ho 68
 Choke 198
 Christensen 32
 Christison 90
 Chu 232
 Chugh 136
 Chung, Yeonbae 36
 Chung, David 76
 Chung, Hoi-Joo 68
 Cijvat 292
 Clabes 232
 Clark 230
 Clay 320
 Clement 46

Clinton 382
 Cloetens 18
 Clouser 320
 Cloutier 202
 Coffin 196
 Cojocar 202
 Cong 80
 Contreras 184
 Craninckx 196
 Cresi 304
 Culurciello 92
 Cuppens 34

D

D'Luna 328
 Dally 346
 Damgaard 408
 Daneshrad 332
 Daniel 382
 Darabi 200
 Darwish 32
 De Lange 236
 De Man 342
 De Ranter 370
 De Smet 254
 de Souza 338
 Dedieu 160
 DeHerrera 122
 Delmot 352
 Demierre 248
 Deneire 336
 Denyer 90
 Der 294
 Dermer 224
 Derudder 336
 Devalapalli 226
 Dielissen 180
 Dijkmans 48
 DiLullo 232
 Ding 162
 Ditewig 34
 Dizon 404
 Doemens 252
 Doi 64
 Domin 408
 Donnay 342
 Donnelly 66
 Dorschky 84
 Dosaka 388
 Doumae 40
 Doutreloigne 254
 Du 136

INDEX TO AUTHORS

- | | | | |
|---|---|--|--|
| <p>Dubler 236
Dudley 232
Dumford 320
Duncan 90
Dupuis 300
Durlam 122
Duvall 278</p> <p style="text-align: center;">E</p> <p>Ebana 206
Eberle 336
Echtenkamp 328
Eichfeld 298
Eichler 298
El Gamal 88
Ellersick 58
Engels 336
Engels, Marc 342
Enoki 12
Erraguntla 224
Etienne-Cummings 92
Eynde 196</p> <p style="text-align: center;">F</p> <p>Fallesen 158
Fang 184
Fetterman 350
Figueredo 120
Filiol 202
Findlater 90
Fletcher 324
Fletcher, Thomas 404
Forbes 202
Forssell 234
Foyster 338
Frankowsky 382
Franzon 400
Frounchi 248
Frowijn 34
Fujimori 76
Fujimoto 140
Fujimura 148
Fujisawa 380
Fujita 150
Fukaishi 60, 398
Fukushima 384
Furu 388
Furuhashi 150
Furukawa 220
Furumiya 98
Furusawa 30</p> | <p>Furuyama 148</p> <p style="text-align: center;">G</p> <p>Gangwar 402
Gao 184
Gardner 112
Ge 236
Gee 184
Geelen 128
Gelsinger 22
Ghosh 236
Gibson 304
Gielen 244, 342
Glandon 202
Goetschalckx 196
Goldman 32
Gomez 328
Goodman 330
Gorisse 46
Gotoh, Kohtaroh 64
Gotoh, Shin-ichi 182
Gould 416
Govindarajulu 224
Gowan 402
Grácio 34
Grannes 276
Grant 226
Gray 160
Grayver 332
Green 76
Grillo 188
Gu 222
Gulati 54
Gumbrecht 244
Guncer 196
Gutierrez 76
Gyohten 170
Gyselinckx 336</p> <p style="text-align: center;">H</p> <p>Ha 184
Hachisuka 388
Hagen 304
Hagge 394
Hagleitner 246
Hahn 204
Hairapitian 76
Hajimiri 412
Halonen 284
Halonen, Keri 354
Hamada 140</p> | <p>Hamaminato 334
Han 28
Hanaki 146
Hanson 382
Haque 32
Harada 82
Harada, Yasoo 144
Hardee 386
Harjani 162
Harmsze 180
Harvey 232
Hasegawa 146
Hasegawa, Kohichi 206
Hashido 250
Hashimoto, Kohkichi 140
Hashimoto, Takashi 82,
140
Hatta 334
Hattori 414
Hayashi 206
Haycock 62
Hays 70
He 308
Hearn 350
Hegazi 292, 364
Hein 300
Herbison 298
Herold 352
Hester 304
Hidaka 384
Hierlemann 246
Higashi 64
Hill 176
Hinton 324
Hirade 272
Ho 234
Hoang 236
Hoffman 230
Hofmann 420
Hokinson 320
Honkanen 354
Hoogzaad 132
Horowitz 58
Hosogane 30
Hosticka 252
Hoya 40
Hsieh, Kenny 184
Hsieh, Yenyu 184
Hsu, David 184
Hsu, Louis 382
Hu, Chenming 118
Hu, Ray 236
Huang, Baoqing 236</p> | <p>Huang, Qiuting 44, 362
Huang, Xi 184
Huang, Xuejue 118
Huijsing 48
Huisken 180
Hurwitz 90
Hwang, Chang Gyu 378
Hwang, Chorng-Lii 382</p> <p style="text-align: center;">I</p> <p>Ibrahim 200
Idirene 222
Iga 206
Igaue 388
Iijima 272
Iizuka 140
Ikeda 168
Imai 150
Immediato 190
Immink 192
Inamura 270
Ingels 196
Ingino 392
Inokuchi 384
Inoue, Atsuki 316
Inoue, M. 250
Inoue, Satoshi 148
Inoue, Youichi 148
Irie 182
Ishibashi 168
Ishida, Hideki 64
Ishida, Ken-ichi 140
Ishii 30
Ishikawa 384
Itakura 414
Ito 140
Itoh, Kiyoo 380
Itoh, Masaaki 198
Itoh, Yasuo 40
Iwata, A. 250
Iwata, Eiji 146
Izawa 316</p> <p style="text-align: center;">J</p> <p>Jackson 274
Jacobsen 386
Jain 402
Jankovic 256
Janssens 410
Jantzi 328
Jeffery 350</p> |
|---|---|--|--|

INDEX TO AUTHORS

- | | | | |
|---|--|---|---|
| <p>Jelonnek 420
Jen 76
Jeon 38
Jeong, Deog-Kyoon 212
Jeong, Hong Sik 378
Jeremias 252
Jetten 34
Ji 382
Jiang 234
Joharapurkar 136
Johns 218
Jones 386
Joos 196
Jorgensen 32
Jussila 284</p> | <p>Ki 52
Kibune 64
Kiehl 382
Kikukawa 384
Kim, Beomsup 286
Kim, Dong-Hwan 28
Kim, Euncheol 28
Kim, Howard 184
Kim, Jae Joon 286
Kim, Jun 70
Kim, Keum Yong 378
Kim, Kinam 38, 378
Kim, Kyu-hyoun 68
Kim, Nam Jong 378
Kimura, Hiroshi 184
Kimura, Katsutaka 380
King 118
Kinsey 90
Kiriata 382
Kishimoto 30
Kitazawa 148
Kivekäs 284
Kleinfelder 88
Kling 420
Kobayashi 144
Koda 30
Kodate 288
Koenig 420
Kohashi 140
Kohno 148
Koide 170
Komichi 182
Komoike 388
Komori 140
Komurasaki 206
Kondo, Takahiro 140
Kondo, Yoshihisa 148
Kook 142
Kowalczyk 236
Kotani 30
Koullias 408
Kovvali 320
Koyama 146
Koyanagi, Hideki 146
Koyanagi, Mitsumasa 270
Kozak 304
Kraus 36
Krause 320
Krauter 232
Krishnamurthy 318
Krishnapura 360
Krone 300
Kubono 30</p> | <p>Kucera 374
Kumar 236
Kumata 146
Kunishima 40
Kunz 84
Kuo, Timothy 154
Kuo, Tzu-Chieh 328
Kurd 404
Kurino 270
Kurusu 60
Kuroda 168
Kuromaru 140
Kurosawa 98
Kurose 150
Kusachi 216
Kuyel 136
Kwak 136
Kwan 150</p> <p style="text-align: center;">L</p> <p>Laaser 298
Lachman 176
Laffoley 90
Lai 184
Lange 246
Larson III 120
Larsson 74
Laskowski 328
Lau 236
Lau, Jack 290
Lauwers 244
Law, Choon-Tiong 198
Law, Hon-Man 328
Le 150
Le, Luan 188
LeBlanc 232
Lee, Chan-Yong 68
Lee, Cheol-Woong 160
Lee, Jinwook 28
Lee, Kang-Wook 270
Lee, Hae-Seung 54
Lee, Hyun Suk 378
Lee, Jong-Soo 68
Lee, Jung-Bae 68
Lee, Kangmin 142
Lee, Jae Young 378
Lee, Lan 236
Lee, R. 200
Lee, Sangbo 68
Lee, Se-Joong 142
Lee, Seungjae 28
Lee, Thomas 208</p> | <p>Lee, Wen-Chin 118
Lee, Young-Taek 28
Lee, Zi-hyoun 68
Leenstra 314
Leete 200
Lehmann 382
Leong 198
Leroux 410
Leshchuk 222
Leung 198
Lewis 268
Lewis, Kevin 408
Li, Dandan 368
Li, Jun 150
Li, Min 150
Li, Tao 222
Li, Ying 70
Liao 230
Liaw 66
Liebermensch 236
Lim, Kyu Nam 378
Lim, SukHwan 88
Lim, Kyoohyun 286
Lim, Young-Ho 28
Lin, Jenshan 416
Lin, Li 160
Lindert 118
Liou 168
Lipa 400
Listl 252
Liu, Peter 350
Liu, Xin 236
Liu, Xinqiao 88
Loeffler 382
Logan 80
Loinaz 80
Long 274
Loomis 268
Lu 232
Lukoff 350
Luong 52
Lusignan 154
Luu 328
Ly 32</p> <p style="text-align: center;">M</p> <p>Maclean 304
Macrobbie 202
Madland 404
Maeda 182
Maes 244
Magoon 408</p> |
| <p style="text-align: center;">K</p> <p>Kai 316
Kajigaya 380
Kajita 140
Kajley 32
Kalathur 320
Kalkman 34
Kalidindi 320
Kami 216
Kamoshida 40
Kanaya 40
Kanda 174
Kant 236
Kao 236
Kapur 190
Karthikeyan 130
Katayama 148
Kato, Hiroshi 384
Kato, Masataka 30
Kato, Takahiro 82
Kawaguchi 174
Kawahara 344
Kawasaki 384
Kazi 222
Kean 226
Keaney 338
Keast 268
Keaty 232
Kelley 234
Kelly 134
Khan, K. 150
Khan, Masood 168
Khieu 236
Khoini-Poorfard 350
Khoo 198
Khorram 200</p> | | | |

INDEX TO AUTHORS

- | | | | |
|--|--|--|--|
| <p>Magoshi 150
Mah 226
Malabry 34
Malur 236
Man 336
Mangahas 350
Manita 30
Maresh 320
Marks 164
Marreel 352
Martin, David 350
Martin, Frederick 164
Martin, Kevin 280
Maruta 384
Marvin 32
Masubuchi 148
Mathew 318
Matsuda 144
Matsumoto 150
Matsuo 140
Matsuzaki 60
Matsuzawa 182
Mattausch 170
Matthews 234
Mattia 84
Maxim 394
May, Marcus 358
May, Michael 358
Mayer 84
McCormack 192
McCredie 232
McDermott 338
McIlrath 268
Mehr 134
Meindl 278, 280
Mena 350
Mengel 252
Menolfi 362
Michiyama 140
Mikami 82
Miki 206
Mimura 182
Minh 174
Mistry 318
Mitra 36
Miyabayashi 386
Miyakawa 40
Miyamori 148
Miyamoto 148
Miyatake 380
Miyazawa 36
Miyoshi 216
Mizuno, Hiroyuki 344</p> | <p>Mizuno, Masayuki 346
Momtaz 76
Modjtahedi 58
Mogami 220
Mohammed 184
Mohindra 204
Moini 338
Mollekens 196
Molnar 408
Moloudi 200
Monasa 32
Monterastelli 196
Moon 212
Mooney 62
Moran 222
Mori, Kenichi 256
Mori, Tsugio 144
Mori-iwa 140
Moriyama 388
Morino 380
Morishita 388
Morooka 388
Moser 184
Mueller, Antje 314
Mueller, Gerhard 382
Mulder 188
Muljono 276
Munger 320
Muramatsu 98
Murray, Andrew 90
Murray, Robert 324</p> <p style="text-align: center;">N</p> <p>Na 68
Naeemi 280
Nagahori 216
Nagai 36
Nagura 388
Nair 224
Naji 122
Nakagawa 270
Nakahara 220
Nakajima, Hiromasa 140
Nakajima, Takeshi 182
Nakamura, Hiroshi 198
Nakamura, Kazuyuki 60,
398
Nakamura, Masayuki 380
Nakamura, Tomonori 270
Nakamura, Tsuyoshi 140
Nakashiba 98
Nakatani 140</p> | <p>Nakayama 30
Namdar 202
Naramoto 60
Narayanaswami 160
Narui 380
Nasir 234
Nazari 308
Nedachi 60
Netis 382
Ngai 328
Ngo 236
Ngompe 408
Nguyen 32
Niuro 384
Noda 30
Noot 192
Noven 352
Nozoe 30
Nukada 216
Nussbaum 232
Nüchter 352</p> <p style="text-align: center;">O</p> <p>O'Brien 80
O'Neill, Niall 320
O'Neill, Jay 348
Ochi 182
Odaira 272
Ogawa 250
Ogiwara 40
Ogura 144
Oh 236
Ohashi, Masahiro 140
Ohkubo 98
Ohno 36
Ohsawa, Kenji 272
Ohsawa, Masayuki 272
Ohshima 182
Ohtaka 334
Ohwada 334
Okada, Shigeyuki 144
Okada, Shin'ichiro 144
Okamoto, T. 250
Okamoto, Yoichi 182
Oklobdzij 316
Oliaei 46
Onishi 346
Ono 206
Ooishi 384
Ooue 148
Oowaki 40
Orginos 236</p> | <p>Osada 168
Osborne 328
Oshima 30
Oshmyansky 120
Otobe 334
Otsuka 160
Otsuki 140
Ozaki, Hideyuki 388
Ozaki, Tohru 40</p> <p style="text-align: center;">P</p> <p>Paisley 90
Pamir 202
Pan 200
Panaghiston 90
Pangal 224
Papantonopoulos 136
Park, Chan-Hong 286
Park, In-Cheol 142
Park, Yong-In 130
Park, Ki-Tae 270
Parker 338
Parris 386
Pärssinen 284
Paschke 84
Patel, Ketan 234
Patel, Chirag 280
Pathak, B. 32
Pathak, Vijay 226
Patterson 328
Paul 172
Payer 202
Pearson 190
Peeters 244
Peng 234
Perry 80
Petrosky 276
Petrovick 232
Phang 218
Pierce, D. 32
Pierce, Stephen 272
Piessens 306
Pille 314
Pini 236
Pipilos 202
Ploeg 132
Plum 232
Polhemus 80
Pontioglu 196
Popovic 248
Pragaspathy 320
Prewitt 402</p> |
|--|--|--|--|

INDEX TO AUTHORS

- Price 114
Prijic 224
Pugibet 90
Pullela 84
Pyykönen 354
- Q**
- Qin 320
Quarfoot 304
Quinn 222
- R**
- Rabii 50
Rael 200
Rajagopalan 234
Randjelovic 248
Rankin 224
Rategh 208
Raven 164
Rawlett 114
Razavi 78, 214, 294, 418
Reaves 234
Reed 114
Reinhold 84
Reith 382
Restle 232
Reynolds 222
Ribo 226
Riley 202
Rim 116
Rios 318
Riou 204
Roberts 230
Roderer 226
Rofougaran, A. 200
Rofougaran, M. 200
Rollman 164
Roo 310
Roovers 132
Rose 84
Ross 382
Rowlette 276
Ruby 120
Rudell 160
Runyon 232
Rusu 276
Ryan 338
Rylov 190
Rylyakov 190
Ryu 378
Ryynänen 284
- S**
- Sadr 274
Sager 324
Saha 234
Saigoh 36
Sakamoto, Shouji 384
Sakamoto, Takehiko 398
Sakurai 174
Samaan 324
Samavati 208
Samueli 328
Sanders 172
Sansen 244, 366
Sasamori 320
Sato, Akihiko 30
Sato, Hiroshi 30
Sato, Hisayasu 206
Sato, Katsuhiko 150
Sato, Morio 150
Sato, Takanori 60
Satoh 250
Sauer 314
Sautter 314
Savoj 78
Sawitzki 180
Sayadi 320
Sayuk 134
Schaecher 230
Scheuermann 232
Schmidt 232
Schmit 196
Schmitt-Landsiedel 172
Schneider 394
Schnell 382
Schopfer 302
Schrobenhauser 146
Schütz 352
Schoor 204
Scoggins 80
Scott, Baker 394
Scott, Jeffrey 300
See 198
Seidel 276
Sekiguchi 380
Seligman 224
Sendrowski 32
Senoh 384
Seo, Dong Il 378
Seo, Il-Won 68
Sharif 32
Shaw 226
Shehata 136
- S**
- Sheikh 202
Shen, John 150
Shen, Sheng 222
Shibayama 384
Shih, Lorraine 236
Shih, Shih-Ming 184
Shimoyoshi 32
Shin 168
Shinohara 82
Shirvani 156
Shoji 168
Shukuri 380
Sidiropoulos 70
Sim 378
Singer 134
Singh, Rajinder 198
Singh, Tejpal 320
Sjölund 364
Slenter 34, 192
Smidt 32
Smith, Geoff 338
Smith, Pat 226
Smith, Stewart 90
Snowdon 80
Soda 170
Sodini 96
Sommarek 354
Song, Ho-Young 68
Song, Yoonjong 38
Sooch 300
Soumyanath 318
Splett 420
Stark 70
Staunton 222
Steer 400
Steigerwald 408
Steyaert 306, 366, 370, 410
Stiurca 394
Stojanovic 58
Stonecypher 66
Storaska 382
Storms 34
Stroet 204
Sturman 196
Su 156
Subramanian 118
Sugawara 184
Sugisawa 140
Sugiyama 94
Suh 28
Sumanen 284
Sun 186
- S**
- Suls 244
Sundaram 32
Sur 236
Sushihara 182
Sutardja 308
Suzuki 36
Suzuki, A. 250
Swaminathan 202
Syed, M. 200
Syed, Mohammad 222
- T**
- Tadaki 380
Tadipour 292
Tai 182
Taito 388
Takahashi, Kazunari 384
Takahashi, Kohji 206
Takahashi, Masahito 30
Takahashi, Toshihiko 182
Takahashi, Toshiya 140
Takahashi, Tsugio 380
Takahashi, Yuji 64
Takai 82
Takano 148
Takashima 40
Takauchi 64
Takeda 206
Takemura 380
Takeuchi 40
Takeyari 82
Tamai 148
Tamamura 334
Tamura, Atushi 198
Tamura, Hirotaka 64
Tamura, Yoshiyuki 184
Tan 76
Tanabe 220
Tanahashi 60
Tandan 34
Tang, Jeffrey 328
Tang, Jinjie 320
Tang, Stephen 118
Taniguchi 386
Tanizaki, Hiroaki 384
Tanizaki, Tetsushi 388
Taraborrelli 352
Taub 32
Tee 160
Tehrani 122
Tendler 232
Teo 198

INDEX TO AUTHORS

- | | | | |
|--|---|--|---|
| <p>Terletzki 382
Termeer 132
Terriijn 196
Teuben 34
Thapar 184
Thiel 302
Thomson 90
Thrush 66
Tien 234
Tierno 190
Toida 140
Tomari 60
Tomishima 384
Toujima 140
Tour 114
Townley 234
Tracz 320
Tran 32
Trivedi 32
Tryzna 192
Tsai 160
Tsai, Li 322
Tsang 70
Tsay 130
Tsvividis 360, 368
Tsui 290
Tsuji 384
Tsukahara 288
Tuttle 300
Tzeng 236</p> <p style="text-align: center;">U</p> <p>Uchikoba 384
Udahl 352
Ueda 94
Ueno 82
Uetani 148
Ugajin 288
Ukanwa 234
Upton 324
Usui 182</p> <p style="text-align: center;">V</p> <p>Vakilian 76
Vakilian, Nooshin 408
Van Calster 254
van Heijningen 342
Van den Bosch 366
van den Homberg 192
Van der Perre 336
Van der Plas 244</p> | <p>van der Werf 180
van Meerbergen 180
Van Steenkiste 244
Vance 226
Vangal 224
Vankka 354
Vanwijnsberghe 336
Varelas 202
Veenstra 188
Venes 328
Vergara 336
Vergheze 226
Verhaeghe 36
Verhoeven 192
Verstraeten 352
Vertregt 132
Vittu 90
Vleugels 50
Vo 236
Von Kaenel 234
Vu 328</p> <p style="text-align: center;">W</p> <p>Wagoner 232
Walbert 36
Walimbe 32
Walden 350
Walker, Carolyn 328
Walker, William 316
Walter 352
Warnock 232
Wang, HongMo 372
Wang, Karl 168
Wang, W. 114
Wang, Yong 184
Ward 80
Warner 268
Washio 82
Wasilewski 222
Watanabe 82
Watanabe, Naoya 388
Watanabe, Osamu 414
Watanabe, Tsuyoshi 144
Watkins 320
Webb, Andrew 350
Webb, Bruce 302
Wei, Derrick 186
Wei, Shuran 310
Weinfurtner 382
Weiss 232
Weitzel 232
Weldon 160</p> | <p>Wendel 314
Wenske, H. 298
Wenske, Jerome 302
Werner 234
Weste 338
Wicht 172
Williams 348
Willis 358
Wilson 224
Woo 142
Wood 400
Woods 276
Wooley 50
Wooley 156
Wordeman 382
Werner 66
Wong 70
Wu, Hui 412
Wu, Lin 396
Wu, S. 200
Wyatt 268</p> <p style="text-align: center;">X</p> <p>Xanthopoulos 402
Xie 328
Xu 184</p> <p style="text-align: center;">Y</p> <p>Yadid-Pecht 100
Yahagi 148
Yamada, Satoru 380
Yamada, Yuusuke 270
Yamaga 148
Yamaguchi 60
Yamaji 414
Yamakawa 40
Yamamoto 182
Yamashita, Hirofumi 96
Yamashita, Yujiro 150
Yamauchi 144
Yamazaki, Akira 388
Yamazaki, Hirokazu 36
Yamazaki, Tatsuya 36
Yamguchi 398
Yan 416
Yang, Jiazhi 184
Yang, Ken 58
Yang, Will 134
Yang, Won Suk 378
Yap 198
Yasue 146</p> | <p>Yeh 66
Yeom 68
Yeung 184
Yonemoto 94
Yonezawa 140
Yoo, Changsik 68
Yoo, Hoi-Jun 142
Yoo, Jei Hwan 378
Yoon, Chi-Weon 142
Yoon, Hongil 378
Yoshida, Akira 198
Yoshida, Kenji 150
Yoshida, Masahiro 334
Yoshida, Yoshikazu 198
Yoshikawa 146
Yoshimura 94
Yoshitake 30
Yu, E. 32
Yu, Paul 136
Yukitake 140</p> <p style="text-align: center;">Z</p> <p>Zambare 236
Zarkesh-Ha 280
Zelley 416
Zerbe 66
Zhang, Jiaming 274
Zhang, Zhaofeng 290
Zhao 150
Zolfaghari 418
Zong 236
Zoric 232
Zyner 338</p> |
|--|---|--|---|

EXECUTIVE COMMITTEE



EXECUTIVE CHAIR
John Trnka
IBM Corp.
Rochester, MN



FAR EAST CHAIR
Hisatsune Watanabe
NEC Corporation
NEC Laboratories
Kawasaki, Kanagawa
Japan



SHORT COURSE
Terri Fiez
Oregon State University
Dept. of Electrical
& Computer Eng.
Corvallis, OR



EXECUTIVE DIRECTOR
David Pricer
Charlotte, VT



FAR EAST SECRETARY
Tomohisa Arai
NEC Corporation
Kawasaki
Japan



DIRECTOR OF PUBLICATIONS / PRESENTATIONS
Laura Fujino
University of Toronto
Toronto, Ontario
Canada



EXECUTIVE SECRETARY
Frank Hewlett, Jr.
Sandia National Labs.
Albuquerque, NM



FAR EAST ASST. SECRETARY
Masakazu Yamashina
NEC Corporation
NEC Laboratories
Sagamihara
Japan



TUTORIALS
Enjeti Murthi
Murthi Associates
Sunnyvale, CA



DIRECTOR OF FINANCE
John Kennedy
Howard Hughes
Medical Institute
Palo Alto, CA



EUROPEAN CHAIR
Rudy Van de Plassche
Broadcom Netherlands B.V.
Bunnik
The Netherlands



PRESS / AWARDS
Kenneth Smith
University Of Toronto
Toronto, Ontario
Canada



PROGRAM CHAIR
Glenn Gulak
University of Toronto
Toronto, Ontario
Canada



EUROPEAN SECRETARY
Jan Sevenhans
Alcatel
Antwerpen
Belgium



DIRECTOR OF OPERATIONS / REGISTRATION
Diane Suiters
Courtesy Associates
Washington, DC



PROGRAM VICE-CHAIR
Willy Sansen
K. U. Leuven
ESAT-MICAS
Leuven
Belgium



EUROPEAN LIAISON
Jan van der Spiegel
University of Pennsylvania
Moore School of EE
Philadelphia, PA



DIGEST EDITOR
John Wuorinen
Nordcom
Lamoine, ME



PROGRAM SECRETARY / SSCS ADCOM REP
Timothy Tredwell
Eastman Kodak
Research Labs
Rochester, NY



SSCS ADCOM REP
Gary Baldwin
U.C. Berkeley
Gigascale Silicon Research
Center
Berkeley, CA

LIAISON MEMBERS:

IEEE Bay Area Council:
Robert Tu

IEEE San Francisco Section:
Charles Sayle

PROGRAM COMMITTEE

US PROGRAM COMMITTEE

Chair: Glenn Gulak, Univ. of Toronto, Toronto, Ontario, Canada
Vice Chair: Willy Sansen, K. U. Leuven, Belgium
Secretary: Timothy Tredwell, Eastman Kodak, Rochester, NY

Analog:

Behzad Razavi (Chair), UCLA, Los Angeles, CA
David Allstot, Univ. of Washington, Seattle, WA
Brian Brandt, National Semiconductor, Salem, NH
Rinaldo Castello, Univ. de Pavia, Pavia, Italy
Venu Gopinathan, Broadcom Corp., Irvine, CA
Paul Hurst, Univ. of California at Davis, Davis, CA
David Johns, Univ. of Toronto, Toronto, Ontario, Canada
Akira Matsuzawa, Matsushita Electric Industrial Co., Ltd., Osaka, Japan
Ken Poulton, Hewlett-Packard Labs, Palo Alto, CA
David Robertson, Analog Devices, Wilmington, MA
Michiel Steyaert, K. U. Leuven, Belgium
Axel Thonsen, Cirrus Logic, Austin, TX
* Scott Willingham, Silicon Labs., Austin, TX

Digital:

Ian Young (Chair), Intel Corporation, Hillsboro, OR
Krstje Asanovic, MIT Computer Science Lab, Cambridge, MA
* William Athas, Univ. of Southern California, Marina del Rey, CA
David Bearden, Motorola, Inc., Austin, TX
Kerry Bernstein, IBM Microelectronics, Essex Junction, VT
William Bowhill, Compaq Computer Corp., Shrewsbury, MA
Glenn Giacalone, C-Port Corp., North Andover, MA
David Greenhill, Sun Microsystems, Palo Alto, CA
Michel Harrand, STMicroelectronics, Crolles, France
Paul Landman, Texas Instruments, Dallas, TX
John Maneatis, JGM Enterprises, Redwood City, CA
Samuel Naffziger, Hewlett-Packard, Fort Collins, CO
Vojin Oklobdzija, Integration Corp., Berkeley, CA
Andre Picco, STMicroelectronics, Grenoble, France
Simon Segars, Arm Ltd., Cambridge, Great Britain
Alisa Scherer, Advanced Micro Devices, Sunnyvale, CA
Stefanos Siridopoulos, Rambus Inc., Mountain View, CA
Masakazu Yamashina, NEC Corp., Sagamiyama, Japan

Imagers, Displays, and MEMS:

Dennis Polla (Chair), University of Minnesota, Minneapolis, MN
Alantunde Akinwande, Mass. Instit. of Technology, Cambridge, MA
Philip Alvelda, The Microdisplay Corp., San Pablo, CA
Abbas El Gamal, Stanford Univ., Stanford, CA
Ralph Etienne-Cummings, Johns Hopkins Univ., Baltimore, MD
Yoshiaki Hagiwara, Sony Corp. Semicon. Co., Tokyo, Japan
Michael Judy, Analog Devices, Cambridge, MA
Jack Judy, UCLA, Los Angeles, CA
Fritz Kub, Naval Research Lab, Washington, DC
Daniel McGrath, Atmel Corp., Andover, MA
* Khalil Najafi, Univ. of Michigan, Ann Arbor, MI
Kai Schleupen, IBM, Yorktown Heights, NY
Charles Stancampiano, Eastman Kodak Company, Rochester, NY
Albert Theuwissen, Philips Semiconductor Image Sensors, Eindhoven, The Netherlands
H.-S. Philip Wong, IBM T. J. Watson Res. Ctr., Yorktown Heights, NY
Woodward Yang, Harvard Univ., Cambridge, MA

Memory:

Bruce Bateman (Chair), Microunity Systems Eng., Sunnyvale, CA
Mark Bauer, Intel Corp., Folsom, CA
Martin Brox, Infineon Techn., Munchen, Germany
Jeffrey Dreibelbis, IBM, Essex Jct., VT
Tae-Sung Jung, Samsung Electronics, Kyungki, Korea
Takayuki Kawahara, Hitachi Ltd., Tokyo, Japan
* Bill Martino, Motorola, Austin, TX

Memory (continued):

Junichi Miyamoto, Toshiba Corp., Yokohama, Japan
Roger Norwood, Micron Technology, Richardson, TX
Ashish Pancholy, Cypress Semiconductor, San Jose, CA
Jagdish Pathak, Sub Micron Circuits Inc., San Jose, CA
George Smarandoiu, Atmel Corp., San Jose, CA
Don Stark, Rambus Inc., Mountain View, CA
Ban-Pak Wong, Sun Microsystems, Palo Alto, CA

Signal Processing:

Anantha Chandrakasan (Chair), MIT, Cambridge, MA
* Bill Bidermann, S3 Inc., Santa Clara, CA
Ivo Bolsens, IMEC, Leuven, Belgium
Frederic Boutaud, Analog Devices, Wilmington, MA
Stephen Fischer, Intel Corp., Folsom, CA
Wai Lee, Texas Instruments, Dallas, TX
Stephen Molloy, Luxxon Corp., San Jose, CA
Nersi Nazari, Marvell Semiconductor Inc., Sunnyvale, CA
Chris Nicol, Bell Labs, Lucent Technologies, North Ryde, Australia
Narendra Rao, Datapath Systems, Inc., Los Gatos, CA
Engel Roza, Philips Research Labs, Eindhoven, The Netherlands
Bernard Shung, Allayer Technologies Corp., San Jose, CA
Lars Thon, T-Span Systems Corp., Palo Alto, CA
Ingrid Verbauwhede, Univ. of California, Los Angeles, CA
Takao Yamazaki, Sony Electronics, San Jose, CA

Technology Directions Steering Committee:

John Cressler (Chair), Auburn Univ., Auburn, AL
Akira Kanuma, Toshiba Corp., Kawasaki, Japan
Timothy Tredwell, Eastman Kodak, Rochester, NY
Jan Van der Spiegel, Univ. of Pennsylvania, Philadelphia, PA

Wireless & RF Communications:

Robert Bayruns (Chair), Tropian, Cupertino, CA
William Camp, Ericsson Inc., Research Triangle Park, NC
Charles Chien, Rockwell Science Center, Thousand Oaks, CA
Paul Davis, Bell Labs, Lucent Technologies, Reading, PA
Akira Kanuma, Toshiba Corp., Kawasaki, Japan
Thomas Lee, Stanford Univ., Stanford, CA
* John Long, Univ. of Toronto, Toronto, Ontario, Canada
Gitty Nasserbakht, Proxim, Inc., Sunnyvale, CA
Trudy Stetzler, Texas Instruments, Stafford, TX
Bud Taddiken, Nicrotune, Plano, TX
Rudy Van de Plassche, Broadcom Corp., Bunnik, The Netherlands

Wireline Communications:

Russell Apfel (Chair), Consultant, Austin, TX
Cormac Conroy, LSI Logic, San Jose, CA
Roger Minear, Lucent Technologies, Reading, PA
MaryJo Nettles, AMCC, San Diego, CA
Jan Sevenhans, Alcatel, Antwerp, Belgium
* Mehmet Soyuer, IBM Yorktown Heights, NY
Hirotaka Tamura, Fujitsu Labs Ltd., Kawasaki, Japan
Loke Tan, Broadcom Corp., Irvine, CA
Tyson Tuttle, Silicon Labs Inc., Austin, TX
Rick Walker, Agilent Technologies, Palo Alto, CA

PROGRAM COMMITTEE

EUROPEAN PROGRAM COMMITTEE

Chair: Rudy Van de Plassche, Broadcom Corp., Bunnik, The Netherlands
Secretary: Jan Sevenhans, Alcatel, Antwerpen, Belgium

Members:

Martin Borx, Infineon Techn. Corp., Munchen, Germany
Rinaldo Castello, University of Pavia, Pavia, Italy
Franz Dielacher, Siemens Entwicklungszentrum, Villach, Austria
Pietro Erratico, STMicroelectronics, Cornaredo, Milano, Italy
Michel Harrand, STMicroelectronics, Crolles, France
* Qiuting Huang, ETH, Zurich, Switzerland
Rudolf Koch, Infineon Technologies, Munchen, Germany
Andre Picco, STMicroelectronics, Grenoble, France
Christian Piguet, CSEM SA, Neuchâtel, Switzerland
Wolfgang Pribyl, Austria Microsysteme International AG, Unterprentstätten, Austria
Raf Roovers, Philips Research, Eindhoven, The Netherlands
William Redman-White, Philips Semiconductors, Southampton, U.K.
Engel Roza, Philips Research Labs, Eindhoven, The Netherlands

Willy Sansen, K. U. Leuven, Belgium
Patrice Senn, CNET, Meylan, France
Ted Smith, XEMICS SA, Neuchâtel, Switzerland
Michel Steyaert, K. U. Leuven, Belgium
Christer Svensson, Linköping Univ, Linköping, Sweden
Hannu Tenhunen, Electrum, Kista, Sweden
Albert Theuwissen, Philips Semiconductors Image Sensors, Eindhoven, The Netherlands
Michael Tuthill, Analog Devices Inc., Limerick, Ireland
Jan van der Spiegel, Univ. of Pennsylvania, Philadelphia, PA
* Werner Weber, Infineon Technologies, Munich, Germany

FAR EAST PROGRAM COMMITTEE

Chair: Hisatsune Watanabe, NEC Corp., Kawasaki, Japan
Secretary: Tomohisa Arai, NEC Corp., Kawasaki, Japan, Japan
Asst. Sec.: Masakazu Yamashina, NEC Corp., Sagamihara, Japan

Members:

Kunihiro Asada, Univ. of Tokyo, Tokyo, Japan
Jinyong Chung, Hundai Electronics Industries Co., Inchon, Korea
Yoshiaki Hagiwara, Sony Corp., Tokyo, Japan
Takahiro Hanyu, Tohoku Univ., Sendai, Japan
Hideto Hidaka, Mitsubishi Electric Corp., Hyogo, Japan
Marwan Jabri, Univ. of Sydney, Sydney, Australia
Tae-Sung Jung, Samsung Electronics, Kyungki, Korea
Yuichi Kado, NTT, Kanagawa, Japan
Akira Kanuma, Toshiba Corp., Kawasaki, Japan
Masayuki Katakura, Sony Corp., Kanagawa, Japan
* Takayuki Kawahara, Hitachi Ltd., Tokyo, Japan
Shigeo Kuninobu, Matsushita Electric, Kyoto, Japan
Bang Won Lee, @Lab Inc., Kyungki, Korea
Nicky Lu, Etron Technology Inc., Hsinchu, TAIWAN, ROC
Akira Matsuzawa, Matsushita Electric Industrial Co. Ltd., Osaka, Japan
Junichi Miyamoto, Toshiba Corp., Yokohama, Japan
Masayuki Miyamoto, Sharp Corp., Nara, Japan
Tadashi Nakagawa, Electrotechnical Laboratory, Tsukuba, Japan
Kazuyuki Nakamura, NEC Corp., Kanagawa, Japan
Yukihito Oowaki, Toshiba Corp., Yokohama, Japan
Kaoru Saito, OKI Electric Industry Co., Ltd., Tokyo, Japan
* Takayasu Sakurai, Univ. of Tokyo, Tokyo, Japan
Hirotaka Tamura, Fujitsu Labs, Ltd., Kawaski, Japan
Yangyuan Wang, Peking Univ., Beijing, P.R. China

Liaison:

Naohiko Irie, Hitachi America, Ltd., San Jose, CA
Ed Katsuta, NEC Electronics, Inc., Santa Clara, CA
Masaki Kumanoya, Mitsubishi Elec. America, Inc., Sunnyvale, CA
Masanori Kuwahara, Toshiba Corp., Kanagawa, Japan
Junji Ogawa, Fujitsu Labs of America Ltd., Sunnyvale, CA
Tetsuzo Ueda, Panasonic Semiconductor Co., Cupertino, CA
Takao Yamazaki, Sony Electronics, San Jose, CA

* Committee Representative on Technology Directions Subcommittee



ISSCC 2002 Call for Papers



Monday - Wednesday, February 4 - 6, 2002
San Francisco Marriott Hotel, San Francisco, CA

Original Papers are Solicited in Subject Areas Including but not Limited to the Following:

ANALOG --- amplifiers; dc-dc converters; continuous-time & discrete-time filters; comparators; multipliers; voltage references; sample-and-hold circuits; Nyquist-rate & oversampling A/D and D/A converters; power-control circuits; consumer electronics; non-linear analog circuits, opamps, switched-capacitor circuits, oscillators.

WIRELESS & RF COMMUNICATIONS --- transceiver circuits and subcircuits for RF/IF/baseband; frequency synthesis; phase-locked loops, wireless local-area networks, GSM/EDGE/CDMA/3G, active antennas, DVB, cellular/PCS RF front-end circuits; HDTV, Satellite TV, MMDS.

WIRES LINE COMMUNICATIONS --- LAN; WAN; FDDI; Ethernet; token ring; Fiber Channel, SONET; ATM; ISDN; xDSL; optical data links, power-line/phone-line home networks; subscriber-line circuits, modems.

DIGITAL --- design, fabrication and test of digital LSI and VLSI systems; microprocessors and coprocessors; I/O and interchip communication; fixed and reconfigurable logic arrays; clocking; high-performance and low-power logic micro-architecture and transistor circuit techniques.

IMAGERS, DISPLAYS, & MEMS --- image sensors and related imaging techniques; smart sensors; integrated sensors and transducers; display drivers and controllers; thin-film-transistor interface circuits; flat-panel and projection displays; sensor interface circuits.

MEMORY --- design, fabrication, and test of static and dynamic memories; memory architecture; redundancy and self-test; nonvolatile and read-only memory; special-purpose memories; embedded memories; memory systems.

SIGNAL PROCESSING --- digital & analog signal processors; graphic processors; magnetic-media circuits; HDTV; image and voice-band processing and compression circuits; multimedia/telecom digital signal processors and cores; encryption processors; system-on-a-chip design methodologies.

TECHNOLOGY DIRECTIONS --- advanced circuit technologies and techniques: SiGe, SOI, deep submicron, compound semiconductor; superconductivity, photonics, ferroelectrics, nanoelectronics, 3D-electronics and technologies for bio-medical and microfluidic applications; low-power low-voltage analog and digital, mixed analog-digital, high-speed, RF, on-chip passive RF components; microprocessor architectures, analog processors and memories, optical processors and backplanes, neural processors, fuzzy logic, multi-valued logic.

A submission may be accepted as either a regular paper or a short paper. A regular paper is allowed 23 minutes for presentation and 7 minutes for questions. Short papers are allowed 15 minutes total for both presentation and questions. Regular and short papers have the same submission requirements and the same quality standards. They differ only in the determination by the Program Committee of the time required to present the key ideas. Companion papers for large chips that require two paper slots to discuss both architecture and circuit details are encouraged.

***** 2002 Conference Theme *****

ICs for Information Technologies

Submission Deadline is Wednesday, September 5, 2001

Authors must go to <http://www.sscs.org/isscc/submit> prior to submitting a paper to obtain a submission number and to complete the information for the Advance Program. This WEB site will be operational on July 1, 2001. For details, please refer to the complete Call for Papers available in April from the ISSCC Web site at <http://www.sscs.org/isscc/2002/cfp.htm>.

TIMETABLE OF ISSCC 2001 SESSIONS

Sunday, February 4th

ISSCC 2001 TUTORIALS

8:00 AM	Front-end Circuits for Optical Communications/Logical Effort-Designing Fast CMOS Circuits/Network Processing ICs/Low-Power Design Techniques for Microprocessors/Broadband Design for Wireless and Wired Systems/Integrated Electronics for Displays
---------	--

SSCTC WORKSHOP

8:00 AM	Workshop on RF Circuits for 2.5G and 3G Wireless Systems (For Experts)
---------	--

Monday, February 5th

ISSCC 2001 PAPER SESSIONS

8:30 AM	Session 1: Plenary Session (Salons 7-9)				
1:30 PM	Session 2: Non Volatile Memory (Salon 1-6)	Session 3: Oversampling Converters (Salon 7)	Session 4: High Speed Digital Interfaces (Salon 8)	Session 5: Gigabit Optical Communications I (Salon 9)	Session 6: CMOS Image Sensors with Embedded Processors (Salon 10-15)
5:00 PM	Author Interviews (Far End of Grand Assembly) and Social Hour (Golden Gate B and Foyer)				

ISSCC 2001 DISCUSSION SESSIONS

8:00 PM	E1: Does Fabless mean Futureless for Imaging? (Salon 1-6)	E2: 10 Years of RF-CMOS But How Many Products Today? (Salon 7)	E3: Has Scaling Created a Microprocessor Monster? (Salon 8)	E4: How Will Future Portable Systems Store and Access Data? (Salon 9)
---------	---	--	---	---

Tuesday, February 6th

ISSCC 2001 PAPER SESSIONS

8:30 AM	Session 7: TD: Advanced Technologies (Salon 1-6)	Session 8: Nyquist ADCs (Salon 7)	Session 9: Integrated Multimedia Processors (Salon 8)	Session 10: Wireless Building Blocks I (Salon 9)	Session 11: SRAM (Salon 10-15)
1:30 PM	Session 12: Signal Processing for Storage and Coding (Salon 1-6)	Session 13: Wireless LAN (Salon 7)	Session 14: Gigabit Optical Communications II (Salon 8)	Session 15: Microprocessors (Salon 9)	Session 16: Integrated MEMS and Display Drivers (Salon 10-15)
5:15 PM	Author Interviews (Far End of Grand Assembly)				

ISSCC 2001 DISCUSSION SESSIONS

8:00 PM	E5: Embedded DRAM (Salon 1-6)	E6: Broadband Access (Salon 7)	E7: 100Cubed: Science or Fiction? (Salon 8)	E8: Are Startups Killing Innovation? (Salon 9)
---------	-------------------------------	--------------------------------	---	--

Wednesday, February 7th

ISSCC 2001 PAPER SESSIONS

8:30 AM	Session 17: TD: 3D Technologies and Measurement Techniques (Salon 1-6)	Session 18: 3G Wireless (Salon 7)	Session 19: Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers (Salon 8)	Session 20: Multi-GigaHz Microprocessor Technologies (Salon 9)	Session 21: Signal Processing for Communications (Salon 10-15)
1:30 PM	Session 22: TD: System - On-A-Chip (Salon 1-6)	Session 23: Analog Techniques (Salon 7)	Session 24: DRAM (Salon 8)	Session 25: Clock Generation and Distribution (Salon 9)	Session 26: Wireless Building Blocks II (Salon 10-15)
5:15 PM	Author Interviews (Ballroom Foyer South)				

Thursday, February 8th

ISSCC 2001 SHORT COURSE

8:00 AM	CMOS RF Circuits (Sessions at 8:00 AM, 10:00 AM, and 1:30 PM)
---------	---

ISSCC 2001 MICROPROCESSOR WORKSHOP

8:00 AM	Microprocessor Design
---------	-----------------------

RECAPITULATIONS



This, the year-2001 edition of the ISSCC Visuals Supplement (formerly called the Slide Supplement), marks the twelfth appearance of this novel product in conference documentation. It was first provided at ISSCC90, eleven years ago, following a conceptualization process begun only a few months earlier.

The acceptance of the first edition was sufficiently strong that we were encouraged to continue the logical development of the original concept. The result is open before you now. This year, again, it has been provided to every full registrant at ISSCC as part of their registration package, with world-wide delivery by priority or global mail, for expected arrival within three weeks of the end of the Conference.

While the basic idea remains the same – to provide a record of what was actually presented at ISSCC, very shortly after the close of the Conference, the mechanisms have varied in detail over the years. This year, the experiment in electronic projection introduced in three sessions last year, was extended to all 168 papers of the Conference.

To facilitate this process, all speakers were requested to send hard and soft copies of their presentation a week before the Conference. For Speaker Rehearsal, each presentation was converted from the received format to PDF to ensure consistency and quality. The paper copies provided were used to check for aberrances in the code-conversion process, and to facilitate communication of the changes inevitably required by some speakers. Generally speaking, the process of conversion went smoothly, although some difficulty was encountered with presentations initiated in Framemaker and Latex. For the majority, which were originated in Powerpoint, very little difficulty was found.

In the checking process introduced this year, each speaker was given a CD containing the presentation, for initial review and verification at Speaker Rehearsal. Then, following last-minute changes initiated by the speaker, a full-session PDF version was loaded on CD-ROM for back-up. The actual presentation was run from hard disc on two laptops, each driving a separate display, one system providing the back up for the other. As a result of the more-integrated process made possible by electronic projection, the quality of both the presentation visuals and the Visuals-Supplement pages has improved from past years.

Of course, all of this virtually real-time process was possible only through the heroic cooperation of many many people: First and foremost, I must acknowledge the authors and speakers, who, almost without exception, graciously provided the requested hard-copy and soft-copy materials in a timely and effective fashion. Moreover, as a glimpse of the following pages will attest, the quality provided generally ranged from good to better than excellent. By and large, guidelines concerning line thickness, information density, and the like, were closely followed. As well, the electronic-processing procedure for book production introduced three years ago, but extended this year, continued to sustain a noteworthy quality improvement in this final product.

Overall, a great deal of detailed work was necessary by a large number of volunteers, styled “The Saratoga Group” in recognition of the hotel meeting room in which the original Supplement was assembled. Each of these individuals, in a very special way, is deserving of our appreciation: To Steve Bonney, David Cassan, Tooraj Esmailian, Ted Fill, Warren Gross, Steve Hranilovic, Agustin Lebron, Shahriar Mirabbasi, Kostas Pagiamtzis, Jennifer Rodrigues, Saman Sadr, Kenneth Smith, Marcus van Ierssel, and Laurie Wood, must go our heartfelt appreciation for a job well and truly done, a job which occupied many of them virtually every waking hour for the best part of a week, and others for even more!

Finally, we wish to acknowledge the outstanding contribution of Richard Simmonds and his willing staff at the Business Center of the San Francisco Marriott Hotel. Many thanks to you all!

A handwritten signature in black ink, appearing to read 'L.C. Fujino'.

Laura Chizuko Fujino
ISSCC Director of Publications/Presentations
lfujino@cs.toronto.edu

Volume MMI
Visuals Supplement



Editor: Laura Chizuko Fujino

The Saratoga Group:

David Cassan, Tooraj Esmailian, Ted Fill, Warren Gross, Steve Hranilovic, Agustin Lebron, Shahriar Mirabbasi, Kostas Pagiamtzis, Jennifer Rodrigues, Saman Sadr, Marcus van Ierssel.

Absent from photo: Steve Bonney, Kenneth Smith, Laurie Wood.

CONTENTS

		DIGEST			DIGEST
Session 1 Plenary Session					
1.1	i-mode: 21st Century Mobile Internet	12	12		
1.2	Broadband Access: the Last Mile	14	18		
1.3	Microprocessors for the New Millennium – Challenges, Opportunities and New Frontiers	16	22		
Session 2 Non-Volatile Memories					
2.1	A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution	18	28		
2.2	A 126.6mm ² AND-Type 512Mb Flash Memory with 1.8V Power Supply	20	30		
2.3	A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory	22	32		
2.4	An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process	24	34		
2.5	A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme	26	36		
2.6	A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme	28	38		
2.7	A 76mm ² 8Mb Chain Ferroelectric Memory	30	40		
Session 3 Oversampling ADCs					
3.1	A 13.5mW, 185MSample/s $\Sigma\Delta$ Modulator for UMTS/GSM Dual-Standard IF Reception	32	44		
3.2	A 5mW $\Sigma\Delta$ Modulator with 84dB Dynamic Range for GSM/EDGE	34	46		
3.3	A Quadrature Data-Dependent DEM Algorithm to Improve Image Rejection of a Complex $\Sigma\Delta$ Modulator	36	48		
3.4	A 2.5V Broadband Multi-Bit $\Sigma\Delta$ Modulator with 95dB Dynamic Range	38	50		
3.5	A 1V 10.7MHz Switched-Opamp Bandpass $\Sigma\Delta$ Modulator Using Double-Sampling Finite-Gain-Compensation Technique	40	52		
			3.6	A Low-Power Reconfigurable Analog-to-Digital Converter	
			42	54	
			Session 4 High-Speed Digital Interfaces		
			4.1	A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS	
			44	58	
			4.2	A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication	
			46	60	
			4.3	3.2GHz 6.4Gb/s/wire Signaling in 0.18 μ m CMOS	
			48	62	
			4.4	5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking	
			50	64	
			4.5	A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers	
			52	66	
			4.6	Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM	
			54	68	
			4.7	Circuit Design for a 2.2GB/s Memory Interface	
			56	70	
			Session 5 Gigabit Optical Communications I		
			5.1	An Offset-Cancelled CMOS Clock Recovery/Demux with a Half-Rate Linear Phase Detector for 2.5Gb/s Optical Communication	
			58	74	
			5.2	Fully-Integrated SONET OC48 Transceiver in Standard CMOS	
			60	76	
			5.3	A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection	
			62	78	
			5.4	A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS	
			64	80	
			5.5	A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS	
			66	82	
			5.6	Fully-Integrated 40Gb/s Clock and Data Recovery / 1:4 DEMUX IC in SiGe Technology	
			68	84	
			Session 6 CMOS Image Sensors with Embedded Processors		
			6.1	A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory	
			70	88	

CONTENTS

			DIGEST				DIGEST
6.2	A Miniature Imaging Module for Mobile Applications	72	90	8.6	A 14b 40MSample/s Pipelined ADC with DFCA	106	136
6.3	Arbitrated Address Event Representation Digital Image Sensor	74	92	Session 9 Integrated Multimedia Processors			
6.4	A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection	76	94	9.1	A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile	108	140
6.5	A 128x128 CMOS Imager with 4x128 Bit-Serial Column-Parallel PE Array	78	96	9.2	A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications	110	142
6.6	A Signal-Processing CMOS Image Sensor using a Simple Analog Operation	80	98	9.3	One Chip 15frame/s Mega-Pixel Real-time Image Processor	112	144
6.7	Autoscaling CMOS APS with Customized Increase of Dynamic Range	82	100	9.4	A 250MHz Single-Chip Multiprocessor for A/V Signal Processing	114	146
Session 7 Technology Directions: Advanced Technologies				9.5	A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor	116	148
7.1	Genetic Applets: Biological Integrated Circuits for Cellular Control	84	112	9.6	A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM	118	150
7.2	The Design and Measurement of Molecular Electronic Switches and Memories	86	114	Session 10 Wireless Building Blocks I			
7.3	Strained Si Surface Channel MOSFETS for High-Performance CMOS Technology	88	116	10.1	A 1.5W Class-F RF Power Amplifier in 0.2 μ m CMOS Technology	120	154
7.4	FinFET - A Quasi-Planar Double-Gate MOSFET	90	118	10.2	A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control	122	156
7.5	Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology	92	120	10.3	A 1W 0.35 μ m CMOS Power Amplifier for GSM-1800 with 45% PAE	124	158
7.6	A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM	94	122	10.4	A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers	126	160
Session 8 Nyquist ADCs				10.5	A +18dBm IIP3 LNA in 0.35 μ m CMOS	128	162
8.1	A 6b 1.3GSample/s A/D Converter in 0.35 μ m CMOS	96	126	10.6	A Wideband 1.3GHz PLL for Transmit Remodulation Suppression	130	164
8.2	A 6b 1.1GSample/s CMOS A/D Converter	98	128	Session 11 SRAM			
8.3	A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply	100	130	11.1	Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell	132	168
8.4	A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm ²	102	132				
8.5	A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist	104	134				

CONTENTS

	DIGEST		DIGEST
11.2 An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances	134	170	
11.3 SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer	136	172	
11.4 Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs	138	174	
11.5 A 900MHz 2.25MB Cache with On-Chip CPU - Now In Cu SOI	140	176	
Session 12			
Signal Processing for Storage and Coding			
12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding	142	180	
12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM.	144	182	
12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit	146	184	
12.4 A 300MHz Mixed-Signal FDTS/DFE Disk Read Channel in 0.6 μ m CMOS	148	186	
12.5 A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications	150	188	
12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels	152	190	
12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time	154	192	
Session 13			
Wireless LAN			
13.1 A Fully-Integrated Single-Chip SOC for Bluetooth	156	196	
13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications	158	198	
13.3 A 2.4GHz CMOS Transceiver for Bluetooth	160	200	
13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters	162	202	
13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN	164	204	
13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator	166	206	
13.7 A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver	168	208	
Session 14			
Gigabit Optical Communications II			
14.1 A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery	170	212	
14.2 A 2.75Gb/s CMOS Clock-Recovery Circuit with Broad Capture Range	172	214	
14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection	174	216	
14.4 A 1V 1mW CMOS Front-End with On-chip Dynamic Gate Biasing for a 75Mb/s Optical Receiver	176	218	
14.5 A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC	178	220	
14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics	180	222	
14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes	182	224	
14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery	184	226	
Session 15			
Microprocessors			
15.1 A Scalable Performance 32b Microprocessor	186	230	
15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor	188	232	
15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface	190	234	
15.4 First-Generation MAJC Dual Microprocessor	192	236	
15.5 A 1.1GHz First 64b Generation Z900 Microprocessor	194	238	
15.6 A 1.2GHz Alpha Microprocessor with 44.8GB/s Chip Pin Bandwidth	196	240	

	DIGEST		DIGEST
Session 16		Session 19	
Integrated MEMS and Display Drivers		Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers	
16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing	198 244	18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications	228 286
16.2 A Single-Chip CMOS Resonant Beam Gas Sensor	200 246	18.3 A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX	230 288
16.3 Integrated Hall Sensor Array Microsystem	202 248	18.4 A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver	232 290
16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs	204 250	18.5 A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35µm CMOS	234 292
16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser	206 252	18.6 A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration	236 294
16.6 A Versatile Micro-Power High-Voltage Flat Panel Display Driver	208 254	Session 20	
16.7 100frames/s CMOS Range Image Sensor	210 256	Multi GigaHertz Microprocessor Technologies	
Session 17		19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL	238 298
Technology Directions: 3D Technologies and Measurement Techniques		19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation	240 300
17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip	212 268	19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services	242 302
17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology	214 270	19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters	244 304
17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems	216 272	19.5 SOPA: A Highly-Efficient Line Driver in 0.35µm CMOS Using a Self-Oscillating Power Amplifier	246 306
17.4 Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies	218 274	19.6 A DSP Based Receiver for 1000BASE-T PHY	248 308
17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements	220 276	19.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables	250 310
17.6 Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution	222 278	Session 20	
17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip	224 280	Multi GigaHertz Microprocessor Technologies	
Session 18		20.1 A 1.8GHz Instruction Window Buffer	252 314
3G Wireless		20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits	254 316
18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA	226 284	20.3 Sub-500ps 64b ALUs in 0.18µ SOI/Bulk CMOS: Design & Scaling Trends	256 318
		20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18µm Copper Process	258 320

20.5	A 1GHz PA-RISC Processor	260	DIGEST 322				
20.6	A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit	262	324				
Session 21				Session 23			
Signal Processing for Communications				Analog Techniques			
21.1	A Universal Cable Set-Top Box System on a Chip	264	328	23.1	A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control	290	358
21.2	An Energy-Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor	266	330	23.2	Dynamically Biased 1MHz Low-pass Filter with 61dB peak SNR and 112dB Input Range	292	360
21.3	A Self-Contained 100 μ W Multirate FSK Receiver ASIC	268	332	23.3	A 200nV Offset 6.5nV/ \sqrt Hz Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1 μ m Digital CMOS	294	362
21.4	A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting	270	334	23.4	A Filtering Technique to Lower Oscillator Phase Noise	296	364
21.5	A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS	272	336	23.5	A 12b 500MSample/s Current-Steering CMOS D/A Converter	298	366
21.6	A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs	274	338	23.6	A 1.9GHz Si Active LC Filter with On-Chip Automatic Tuning	300	368
Session 22				23.7	A 0.25 μ m CMOS 17GHz VCO	302	370
Technology Directions: Systems on a Chip				23.8	A 50GHz VCO in 0.25 μ m CMOS	304	372
22.1	Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification	276	342	23.9	A Wideband BiCMOS VCO for GMS/UMTS Direct Conversion Receivers	306	374
22.2	ChipOS: Open Power-Management Platform to Overcome the Power Crisis in Future LSIs	278	344	Session 24			
22.3	Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data	280	346	DRAM			
22.4	The Implementation of Two Multiprocessor DSPs: A Design Methodology Case Study	282	348	24.1	A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture	308	378
22.5	A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications	284	350	24.2	A Multi-Gigabit DRAM Technology with 6F ² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse	310	380
22.6	A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC	286	352	24.3	A 113mm ² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture	312	382
22.7	A Multicarrier GMSK Modulator for Base Stations	288	354	24.4	A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications	314	384
				24.5	A 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine	316	386

	DIGEST		Conference Information
24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester	318	388	Continuation of ISSCC 2001 Papers Awards Photos of ISSCC Activities Index to Authors
Session 25			
Clock Generation and Distribution			
25.1 A 4GHz 40dB PSRR PLL for SOC Application	320	392	
25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter	322	394	
25.3 A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications	324	396	
25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture	326	398	
25.5 Multi-GHz Low-Power Low-Skew Rotary Clock Scheme	328	400	
25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor	330	402	
25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor	332	404	
Session 26			
Wireless Building Blocks II			
26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM	334	408	
26.2 A 0.8dB NF ESD-Protected 9mW CMOS LNA	336	410	
26.3 A 19GHz 0.5mW 0.35 μ m CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement	338	412	
26.4 A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer	340	414	
26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS	342	416	
26.6 A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications	344	418	
26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s	346	420	

IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE



The Beatrice Winner Award

2001



Jafar Savoj



Behzad Razavi

for EDITORIAL EXCELLENCE in the paper

A 10Gb/s CMOS Clock and Data Recovery
Circuit with Frequency Detection

IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE



The Lewis Winner Award

2000



Thomas Burd



Trevor Pering



Anthony Stratakos



Robert Brodersen

for the OUTSTANDING PAPER

A Dynamic Voltage Scaled Microprocessor System

IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE



The Jack Raper Award

2000



Roy
Scheuerlein



William
Gallagher



Stuart
Parkin



Changchuan
Lee



Samuel
Ray



Raphael
Robertazzi



William
Reohr

for the OUTSTANDING TECHNOLOGY-DIRECTIONS PAPER

A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell

IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE



The Jack Kilby Award

2000



James Maligeorgos



John Long

for the OUTSTANDING STUDENT PAPER

A 2V 5.1-5.8GHz Image-Reject Receiver with Wide Dynamic Range

IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE



The Jack Kilby Award

2000



Arne Buck



Charles McDonald



Stephen Lewis



T.R. Viswanathan

for the OUTSTANDING STUDENT PAPER

A CMOS Bandgap Reference without Resistors

IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

Evening-Session Award

2000



Theo Claasen



Nicky Lu



Behzad Razavi



Todd Brooks
Organizer



Nav Sookh



T.R. Viswanathan



Bob Wiederhold



David Robertson
Moderator

for the OUTSTANDING PANEL

Engineering Resources: Train, Buy, Rent or Steal?

IEEE JOURNAL OF SOLID-STATE CIRCUITS



Best Paper Award

1999



Brian Brandt



Joseph Lutsky

for the PAPER

A 75mW 10b 20MSPS CMOS Subranging ADC
with 9.5 Effective Bits of Nyquist

IEEE SOLID-STATE CIRCUITS SOCIETY



Outstanding Chapter Award

2000



Hajimi Ishikawa
Chapter Chair



Hidetoshi
Onodera
Treasurer

Hajime
Ishikawa
Chair

Toshiaki
Masuhara
AdCom

Takeshi
Imamura
Secretary

Japan Chapter

IEEE SOLID-STATE CIRCUITS SOCIETY



Pre-Doctoral Fellowship



Liang Dai

at the University of Minnesota

IEEE SOLID-STATE CIRCUITS SOCIETY



Pre-Doctoral Fellowship



Jafar Savoj

at the University of California, Los Angeles

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



W.R.G. Baker Prize Paper Award

2000



Keshab Parhi

for the OUTSTANDING PAPER

Low-Energy CSMT Carry Generators and Binary Adders

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



John J. Corcoran

for CONTRIBUTIONS to

high-performance analog-to-digital converters.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001

Photo Not
Available

Sang H. Dhong

for CONTRIBUTIONS to

high speed processor and memory chip design.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



Yoshiaki Daimon Hagiwara

for PIONEERING WORK

on, and development of, solid-state imagers.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



Masao Hotta

for CONTRIBUTIONS to

the development of low-power video-frequency analog-to-digital converters for mixed-signal system Large-Scale Integrated circuits.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



Paul James Hurst

for CONTRIBUTIONS to

the design of CMOS integrated circuits for
telecommunications and magnetic recording.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



Wei Hwang

for CONTRIBUTIONS to

high-density cell technology and high-speed
Dynamic-Random-Access-Memory design.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



David Andrew Johns

for CONTRIBUTIONS to

the theory and design of analog adaptive integrated circuits used in digital communications.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



Stephen H. Lewis

for CONTRIBUTIONS to

the development of pipelined analog-to-digital converters.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS



Fellow Award

2001



Peter W. Verhofstadt

for sustained LEADERSHIP and CONTRIBUTIONS to

microelectronics research and development.

Sessions

2001
International
Solid-State
Circuits
Conference

- Session 1: Plenary Session
- Session 2: Non-Volatile Memories
- Session 3: Oversampling ADCs
- Session 4: High-Speed Digital Interfaces
- Session 5: Gigabit Optical Communications I
- Session 6: CMOS Image Sensors with Embedded Processors
- Evening Discussion Sessions I
- Session 7: Technology Directions: Advanced Technologies
- Session 8: Nyquist ADCs
- Session 9: Integrated Multimedia Processors
- Session 10: Wireless Building Blocks I
- Session 11: SRAM
- Session 12: Signal Processing for Storage and Coding
- Session 13: Wireless LAN

Main Menu

Click on title for a list of papers.



Sessions

2001
International
Solid-State
Circuits
Conference

- Session 14: Gigabit Optical Communications II
- Session 15: Microprocessors
- Session 16: Integrated MEMS and Display Drivers
- Evening Discussion Sessions II
- Session 17: Technology Directions:
3D Technologies and Measurement Techniques
- Session 18: 3G Wireless
- Session 19: Voiceband, xDSL and
Gigabit Ethernet Circuits and Transceivers
- Session 20: Multi GigaHertz Microprocessor Technologies
- Session 21: Signal Processing for Communications
- Session 22: Technology Directions: Systems on a Chip
- Session 23: Analog Techniques
- Session 24: DRAM
- Session 25: Clock Generation and Distribution
- Session 26: Wireless Building Blocks II

Main Menu

Click on title for a list of papers.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 1: Plenary Session

Overview <- Click on title above.

- 1.1 i-mode: 21st Century Mobile Internet
- 1.2 Broadband Access: the Last Mile
- 1.3 Microprocessors for the New Millennium – Challenges, Opportunities and New Frontiers

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 2: Non-Volatile Memories

Overview <- Click on title above.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution
- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply
- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory
- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18μm Logic Process
- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme
- 2.6 A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme
- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 3: Oversampling ADCs

Overview <- Click on title above.

- 3.1 A 13.5mW, 185MSample/s $\Sigma\Delta$ Modulator for UMTS/GSM Dual-Standard IF Reception
- 3.2 A 5mW $\Sigma\Delta$ Modulator with 84dB Dynamic Range for GSM/EDGE
- 3.3 A Quadrature Data-Dependent DEM Algorithm to Improve Image Rejection of a Complex $\Sigma\Delta$ Modulator
- 3.4 A 2.5V Broadband Multi-Bit $\Sigma\Delta$ Modulator with 95dB Dynamic Range
- 3.5 A 1V 10.7MHz Switched-Opamp Bandpass $\Sigma\Delta$ Modulator Using Double-Sampling Finite-Gain-Compensation Technique
- 3.6 A Low-Power Reconfigurable Analog-to-Digital Converter

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 4: High-Speed Digital Interfaces

Overview <- [Click on title above.](#)

- 4.1 A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS
- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication
- 4.3 3.2GHz 6.4Gb/s/wire Signaling in 0.18 μ m CMOS
- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking
- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers
- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM
- 4.7 Circuit Design for a 2.2GB/s Memory Interface

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 5: Gigabit Optical Communications I

Overview <- Click on title above.

- 5.1 An Offset-Cancelled CMOS Clock Recovery/Demux with a Half-Rate Linear Phase Detector for 2.5Gb/s Optical Communication
- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS
- 5.3 A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection
- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS
- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS
- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 6: CMOS Image Sensors with Embedded Processors

Overview <- Click on title above.

- 6.1 A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory
- 6.2 A Miniature Imaging Module for Mobile Applications
- 6.3 Arbitrated Address Event Representation Digital Image Sensor
- 6.4 A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection
- 6.5 A 128x128 CMOS Imager with 4x128 Bit-Serial Column-Parallel PE Array
- 6.6 A Signal-Processing CMOS Image Sensor using a Simple Analog Operation
- 6.7 Autoscaling CMOS APS with Customized Increase of Dynamic Range

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Evening Discussion Sessions

- E1 Does Fabless mean Futureless for Imaging?
- E2 10 Years of RF-CMOS - But How Many Products Today?
- E3 Has Technology Scaling Created Microprocessor Monsters?
- E4 How will Future Portable Systems Store and Access Data? Disk, Semiconductor Memory, Emerging Technology, or via the Internet?

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 7: Technology Directions: Advanced Technologies

Overview <- [Click on title above.](#)

- 7.1 Genetic Applets: Biological Integrated Circuits for Cellular Control
- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories
- 7.3 Strained Si Surface Channel MOSFETS for High-Performance CMOS Technology
- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET
- 7.5 Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology
- 7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 8: Nyquist ADCs

Overview <- Click on title above.

- 8.1 A 6b 1.3GSample/s A/D Converter in 0.35 μ m CMOS
- 8.2 A 6b 1.1GSample/s CMOS A/D Converter
- 8.3 A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply
- 8.4 A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²
- 8.5 A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist
- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 9: Integrated Multimedia Processors

Overview <- Click on title above.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile
- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications
- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor
- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing
- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor
- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 10: Wireless Building Blocks I

Overview <- [Click on title above.](#)

- 10.1 A 1.5W Class-F RF Power Amplifier in 0.2 μ m CMOS Technology
- 10.2 A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control
- 10.3 A 1W 0.35 μ m CMOS Power Amplifier for GSM-1800 with 45% PAE
- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers
- 10.5 A +18dBm IIP3 LNA in 0.35 μ m CMOS
- 10.6 A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 11: SRAM

Overview <- Click on title above.

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell
- 11.2 An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances
- 11.3 SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer
- 11.4 Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs
- 11.5 A 900MHz 2.25MB Cache with On-Chip CPU - Now In Cu SOI

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 12: Signal Processing for Storage and Coding

Overview <- [Click on title above.](#)

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding
- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM.
- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit
- 12.4 A 300MHz Mixed-Signal FDTS/DFE Disk Read Channel in 0.6 μ m CMOS
- 12.5 A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications
- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels
- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 13: Wireless LAN

Overview <- *Click on title above.*

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth
- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications
- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth
- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters
- 13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN
- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator
- 13.7 A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 14: Gigabit Optical Communications II

Overview <- [Click on title above.](#)

- 14.1 A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery
- 14.2 A 2.75Gb/s CMOS Clock-Recovery Circuit with Broad Capture Range
- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection
- 14.4 A 1V 1mW CMOS Front-End with On-chip Dynamic Gate Biasing for a 75Mb/s Optical Receiver
- 14.5 A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC
- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics
- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes
- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 15: Microprocessors

Overview <- Click on title above.

- 15.1 A Scalable Performance 32b Microprocessor
- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor
- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface
- 15.4 First-Generation MAJC Dual Microprocessor
- 15.5 A 1.1GHz First 64b Generation Z900 Microprocessor
- 15.6 A 1.2GHz Alpha Microprocessor with 44.8GB/s Chip Pin Bandwidth

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 16: Integrated MEMS and Display Drivers

Overview <- Click on title above.

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing
- 16.2 A Single-Chip CMOS Resonant Beam Gas Sensor
- 16.3 Integrated Hall Sensor Array Microsystem
- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs
- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser
- 16.6 A Versatile Micro-Power High-Voltage Flat Panel Display Driver
- 16.7 100frames/s CMOS Range Image Sensor

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Evening Discussion Sessions

- E5 Embedded DRAM: Curiosity or Workhorse?
- E6 Broadband Access - Who will win the race: Copper, Fiber, or Wireless?
- E7 100cube: Science or Fiction? Is it Possible to Design a 100mm² System-on-Chip with 100M Transistors in 100 Days?
- E8 Are Startups Killing Innovation?

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 17: Technology Directions: 3D Technologies and Measurement Techniques

Overview <- *Click on title above.*

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip
- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology
- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems
- 17.4 Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies
- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements
- 17.6 Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution
- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 18: Wireless

Overview <- Click on title above.

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA
- 18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications
- 18.3 A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX
- 18.4 A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver
- 18.5 A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS
- 18.6 A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 19: Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers

Overview <- [Click on title above.](#)

- 19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL
- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation
- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services
- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters
- 19.5 SOPA: A Highly-Efficient Line Driver in 0.35 μ m CMOS Using a Self-Oscillating Power Amplifier
- 19.6 A DSP Based Receiver for 1000BASE-T PHY
- 19.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 20: Multi GigaHertz Microprocessor Technologies

Overview <- *Click on title above.*

- 20.1 A 1.8GHz Instruction Window Buffer
- 20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits
- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends
- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process
- 20.5 A 1GHz PA-RISC Processor
- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 21: Signal Processing for Communications

Overview <- Click on title above.

- 21.1 A Universal Cable Set-Top Box System on a Chip
- 21.2 An Energy-Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor
- 21.3 A Self-Contained 100?W Multirate FSK Receiver ASIC
- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting
- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS
- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 22: Technology Directions: Systems on a Chip

Overview <- *Click on title above.*

- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification
- 22.2 ChipOS: Open Power-Management Platform to Overcome the Power Crisis in Future LSIs
- 22.3 Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data
- 22.4 The Implementation of Two Multiprocessor DSPs: A Design Methodology Case Study
- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications
- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC
- 22.7 A Multicarrier GMSK Modulator for Base Stations

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 23: Analog Techniques

Overview <- Click on title above.

- 23.1 A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control
- 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB peak SNR and 112dB Input Range
- 23.3 A 200nV Offset 6.5nV/ $\sqrt{\text{Hz}}$ Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1 μm Digital CMOS
- 23.4 A Filtering Technique to Lower Oscillator Phase Noise
- 23.5 A 12b 500MSample/s Current-Steering CMOS D/A Converter
- 23.6 A 1.9GHz Si Active LC Filter with On-Chip Automatic Tuning
- 23.7 A 0.25 μm CMOS 17GHz VCO
- 23.8 A 50GHz VCO in 0.25 μm CMOS
- 23.9 A Wideband BiCMOS VCO for GSM/UMTS Direct Conversion Receivers

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 24: DRAM

Overview <- Click on title above.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture
- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse
- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture
- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications
- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine
- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Main Menu

Sessions

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 25: Clock Generation and Distribution

Overview <- [Click on title above.](#)

- 25.1 A 4GHz 40dB PSRR PLL for SOC Application
- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter
- 25.3 A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications
- 25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture
- 25.5 Multi-GHz Low-Power Low-Skew Rotary Clock Scheme
- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor
- 25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

[Main Menu](#)

[Sessions](#)

Click on title for a paper abstract.



Papers by Session

2001
International
Solid-State
Circuits
Conference

Session 26: Wireless Building Blocks II

Overview <- Click on title above.

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM
- 26.2 A 0.8dB NF ESD-Protected 9mW CMOS LNA
- 26.3 A 19GHz 0.5mW 0.35 μ m CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement
- 26.4 A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer
- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS
- 26.6 A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications
- 26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

Main Menu


Sessions

Click on title for a paper abstract.



Author Index

2001
International
Solid-State
Circuits
Conference



[Main Menu](#)

[Sessions](#)

Click on letter for a list of authors.

Author Index

A

- | | | |
|--------------------------------------|---------------------------------------|-----------------------------------|
| <input type="checkbox"/> Abe | <input type="checkbox"/> Alinoor | <input type="checkbox"/> Arita |
| <input type="checkbox"/> Abhyankar | <input type="checkbox"/> Alford | <input type="checkbox"/> Argos |
| <input type="checkbox"/> Abidi | <input type="checkbox"/> Altekar | <input type="checkbox"/> Arimoto |
| <input type="checkbox"/> Adler | <input type="checkbox"/> Amir | <input type="checkbox"/> Arivoli |
| <input type="checkbox"/> Agah | <input type="checkbox"/> Ampadu | <input type="checkbox"/> Arneborn |
| <input type="checkbox"/> Ahn, G. | <input type="checkbox"/> Anand | <input type="checkbox"/> Asano |
| <input type="checkbox"/> Ahn, H. | <input type="checkbox"/> Anders | <input type="checkbox"/> Asao |
| <input type="checkbox"/> Aida | <input type="checkbox"/> Anderson, C. | <input type="checkbox"/> Asbeck |
| <input type="checkbox"/> Aikawa | <input type="checkbox"/> Anderson, J. | <input type="checkbox"/> Austin |
| <input type="checkbox"/> Aizawa | <input type="checkbox"/> Anderson, S. | |
| <input type="checkbox"/> Ajjikuttira | <input type="checkbox"/> Apfel | |
| <input type="checkbox"/> Akiyama | <input type="checkbox"/> Arai | |
| <input type="checkbox"/> Al-Sarawi | <input type="checkbox"/> Aoki, Mak. | |
| <input type="checkbox"/> Aldrich | <input type="checkbox"/> Aoki, Mas. | |
| <input type="checkbox"/> Alexandre | <input type="checkbox"/> Arai | |
| | <input type="checkbox"/> Arakawa | |
| | <input type="checkbox"/> Aram | |

B

- | |
|------------------------------------|
| <input type="checkbox"/> Badaroglu |
| <input type="checkbox"/> Bae |
| <input type="checkbox"/> Baeyens |
| <input type="checkbox"/> Bailey |
| <input type="checkbox"/> Bakhru |
| <input type="checkbox"/> Bakir |

[Main Menu](#)

[Author Index](#)



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|--|--|-------------------------------------|
| <input type="checkbox"/> Balteanu | <input type="checkbox"/> Black Jr | <input type="checkbox"/> Brechignac |
| <input type="checkbox"/> Baltes | <input type="checkbox"/> Boahen | <input type="checkbox"/> Breems |
| <input type="checkbox"/> Barkatullah | <input type="checkbox"/> Boehler | <input type="checkbox"/> Brendle |
| <input type="checkbox"/> Bartolome | <input type="checkbox"/> Bokor | <input type="checkbox"/> Brizio |
| <input type="checkbox"/> Bauduin | <input type="checkbox"/> Bogosh | <input type="checkbox"/> Brockherde |
| <input type="checkbox"/> Bauernschmitt | <input type="checkbox"/> Bolsens | <input type="checkbox"/> Browning |
| <input type="checkbox"/> Beakes | <input type="checkbox"/> Bonelli | <input type="checkbox"/> Bugeja |
| <input type="checkbox"/> Beerens | <input type="checkbox"/> Bonjean | <input type="checkbox"/> Burger |
| <input type="checkbox"/> Begin | <input type="checkbox"/> Bonte | <input type="checkbox"/> Burns |
| <input type="checkbox"/> Bekooij | <input type="checkbox"/> Boric-Lubecke | <input type="checkbox"/> Bushner |
| <input type="checkbox"/> Belenky | <input type="checkbox"/> Borkar | <input type="checkbox"/> Butler |
| <input type="checkbox"/> Benschneider | <input type="checkbox"/> Borremans | <input type="checkbox"/> Byun |
| <input type="checkbox"/> Benton | <input type="checkbox"/> Bowman | |
| <input type="checkbox"/> Best | <input type="checkbox"/> Bradley | C |
| <input type="checkbox"/> Bhasin | <input type="checkbox"/> Bradshaw | <hr/> |
| <input type="checkbox"/> Birkett | <input type="checkbox"/> Brajovic | <input type="checkbox"/> Cabrera |
| <input type="checkbox"/> Biyani | <input type="checkbox"/> Brand | <input type="checkbox"/> Cai |
| | | <input type="checkbox"/> Calder |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|---------------------------------------|-------------------------------------|--------------------------------------|
| <input type="checkbox"/> Cao | <input type="checkbox"/> Chen, Z. | <input type="checkbox"/> Choi, J. |
| <input type="checkbox"/> Caresosa | <input type="checkbox"/> Cheng | <input type="checkbox"/> Choi, Mi. |
| <input type="checkbox"/> Carter | <input type="checkbox"/> Cheong | <input type="checkbox"/> Choi, Mu. |
| <input type="checkbox"/> Case | <input type="checkbox"/> Chern | <input type="checkbox"/> Choi, S. |
| <input type="checkbox"/> Chacko | <input type="checkbox"/> Cherry | <input type="checkbox"/> Choi, Ya. |
| <input type="checkbox"/> Chae | <input type="checkbox"/> Cheung, D. | <input type="checkbox"/> Choi, Yu. |
| <input type="checkbox"/> Chan, A. | <input type="checkbox"/> Cheung, F. | <input type="checkbox"/> Choke |
| <input type="checkbox"/> Chan, H. | <input type="checkbox"/> Cheung, V. | <input type="checkbox"/> Christensen |
| <input type="checkbox"/> Chandrakasan | <input type="checkbox"/> Chiba | <input type="checkbox"/> Christison |
| <input type="checkbox"/> Chang, K. | <input type="checkbox"/> Chien | <input type="checkbox"/> Chu |
| <input type="checkbox"/> Chang, L. | <input type="checkbox"/> Chin | <input type="checkbox"/> Chugh |
| <input type="checkbox"/> Chappell | <input type="checkbox"/> Chiu, F. | <input type="checkbox"/> Chung, D. |
| <input type="checkbox"/> Charlier | <input type="checkbox"/> Chiu, T. | <input type="checkbox"/> Chung, H. |
| <input type="checkbox"/> Chau | <input type="checkbox"/> Chiussi | <input type="checkbox"/> Chung, Y. |
| <input type="checkbox"/> Chen, C. | <input type="checkbox"/> Chng | <input type="checkbox"/> Cijvat |
| <input type="checkbox"/> Chen, J. | <input type="checkbox"/> Cho, S. | <input type="checkbox"/> Clabes |
| <input type="checkbox"/> Chen, K. | <input type="checkbox"/> Cho, T. | <input type="checkbox"/> Clark |
| <input type="checkbox"/> Chen, Y. | <input type="checkbox"/> Choi, C. | |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|--------------------------------------|------------------------------------|--------------------------------------|
| <input type="checkbox"/> Clay | <input type="checkbox"/> Dally | <input type="checkbox"/> Der |
| <input type="checkbox"/> Clement | <input type="checkbox"/> Damgaard | <input type="checkbox"/> Dermer |
| <input type="checkbox"/> Clinton | <input type="checkbox"/> Daneshrad | <input type="checkbox"/> Derudder |
| <input type="checkbox"/> Cloetens | <input type="checkbox"/> Daniel | <input type="checkbox"/> Devalapalli |
| <input type="checkbox"/> Clouser | <input type="checkbox"/> Darabi | <input type="checkbox"/> Dielissen |
| <input type="checkbox"/> Cloutier | <input type="checkbox"/> Darwish | <input type="checkbox"/> Dijkmans |
| <input type="checkbox"/> Coffin | <input type="checkbox"/> De Lange | <input type="checkbox"/> DiLullo |
| <input type="checkbox"/> Cojocararu | <input type="checkbox"/> De Man | <input type="checkbox"/> Ding |
| <input type="checkbox"/> Cong | <input type="checkbox"/> De Ranter | <input type="checkbox"/> Ditewig |
| <input type="checkbox"/> Contreras | <input type="checkbox"/> De Smet | <input type="checkbox"/> Dizon |
| <input type="checkbox"/> Corsi | <input type="checkbox"/> de Souza | <input type="checkbox"/> Doemens |
| <input type="checkbox"/> Craninckx | <input type="checkbox"/> Dedieu | <input type="checkbox"/> Doi |
| <input type="checkbox"/> Culurciello | <input type="checkbox"/> DeHerrera | <input type="checkbox"/> Domino |
| <input type="checkbox"/> Cuppens | <input type="checkbox"/> Delmot | <input type="checkbox"/> Donnay |
| D | <input type="checkbox"/> Demierre | <input type="checkbox"/> Donnelly |
| <hr/> | <input type="checkbox"/> Deneire | <input type="checkbox"/> Dorschky |
| <input type="checkbox"/> D'Luna | <input type="checkbox"/> Denyer | <input type="checkbox"/> Dosaka |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- Doumae
- Doutreloigne
- Du
- Dubler
- Dudley
- Dumford
- Duncan
- Dupuis
- Durlam
- Duvall

E

- Ebana
- Eberle
- Echtenkamp
- Eichfeld
- Eichler

- El Gamal
- Ellersick
- Engels
- Enoki
- Erraguntla
- Etienne-Cummings
- Eynde

F

- Fallesen
- Fang
- Fetterman
- Figueredo
- Filiol
- Findlater
- Fletcher
- Forbes

- Forssell
- Foyster
- Frankowsky
- Franzon
- Frounchi
- Frowijn
- Fujimori
- Fujimoto
- Fujimura
- Fujisawa
- Fujita
- Fukaishi
- Fukushima
- Furue
- Furuhashi
- Furukawa
- Furumiya

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- Furusawa
- Furuyama

G

- Gangwar
- Gao
- Gardner
- Ge
- Gee
- Geelen
- Gelsinger
- Ghosh
- Gibson
- Gielen
- Glandon
- Goetschalckx
- Goldman
- Gomez
- Goodman
- Gorisse
- Gotoh, K.
- Gotoh, S.
- Gould
- Govindarajulu
- Gowan
- Grácio
- Grannes
- Grant
- Gray
- Grayver
- Green
- Grillo
- Gu
- Gulati
- Gumbrecht
- Guncer
- Gutierrez
- Gyohten
- Gyselinckx

H

- Ha
- Hachisuka
- Hagen
- Hagge
- Hagleitner
- Hahn
- Hairapitian
- Hajimiri
- Halonen
- Hamada

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|---|-------------------------------------|------------------------------------|
| <input type="checkbox"/> Hamaminato | <input type="checkbox"/> Hayashi | <input type="checkbox"/> Hoffman |
| <input type="checkbox"/> Han | <input type="checkbox"/> Haycock | <input type="checkbox"/> Hofmann |
| <input type="checkbox"/> Hanaki | <input type="checkbox"/> Hays | <input type="checkbox"/> Hokinson |
| <input type="checkbox"/> Hanson | <input type="checkbox"/> He | <input type="checkbox"/> Honkanen |
| <input type="checkbox"/> Haque | <input type="checkbox"/> Hearn | <input type="checkbox"/> Hoogzaad |
| <input type="checkbox"/> Harada, T. | <input type="checkbox"/> Hegazi | <input type="checkbox"/> Horowitz |
| <input type="checkbox"/> Harada, Y. | <input type="checkbox"/> Hein | <input type="checkbox"/> Hosogane |
| <input type="checkbox"/> Hardee | <input type="checkbox"/> Herbison | <input type="checkbox"/> Hosticka |
| <input type="checkbox"/> Harjani | <input type="checkbox"/> Herold | <input type="checkbox"/> Hoya |
| <input type="checkbox"/> Harmsze | <input type="checkbox"/> Hester | <input type="checkbox"/> Hsieh, K. |
| <input type="checkbox"/> Harvey | <input type="checkbox"/> Hidaka | <input type="checkbox"/> Hsieh, Y. |
| <input type="checkbox"/> Hasegawa, Kou. | <input type="checkbox"/> Hierlemann | <input type="checkbox"/> Hsu, D. |
| <input type="checkbox"/> Hasegawa, Koh. | <input type="checkbox"/> Higashi | <input type="checkbox"/> Hsu, L. |
| <input type="checkbox"/> Hashido | <input type="checkbox"/> Hill | <input type="checkbox"/> Hu, C. |
| <input type="checkbox"/> Hashimoto, K. | <input type="checkbox"/> Hinton | <input type="checkbox"/> Hu, R. |
| <input type="checkbox"/> Hashimoto, T. | <input type="checkbox"/> Hirade | <input type="checkbox"/> Huang, B. |
| <input type="checkbox"/> Hatta | <input type="checkbox"/> Ho | <input type="checkbox"/> Huang, Q. |
| <input type="checkbox"/> Hattori | <input type="checkbox"/> Hoang | |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- Huang, Xi
- Huang, Xu.
- Huijsing
- Huisken
- Hurwitz
- Hwang, Cha.
- Hwang, Cho.

I

- Ibrahim
- Idirene
- Iga
- Igaue
- Iijima
- Iizuka
- Ikeda
- Imai

- Immediato
- Immink
- Inamura
- Ingels
- Ingino
- Inokuchi
- Inoue, A.
- Inoue, M.
- Inoue, S.
- Inoue, Y.

- Irie
- Ishibashi
- Ishida, H.
- Ishida, K.
- Ishii
- Ishikawa
- Itakura

- Ito
- Itoh, K.
- Itoh, M.
- Itoh, Y.
- Iwata, A.
- Iwata, E.
- Izawa

J

- Jackson
- Jacobsen
- Jain
- Jankovic
- Janssens
- Jantzi
- Jeffery
- Jelonnek

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|---------------------------------------|--------------------------------------|--|
| <input type="checkbox"/> Jen | <input type="checkbox"/> Kajigaya | <input type="checkbox"/> Kato, T. |
| <input type="checkbox"/> Jeon | <input type="checkbox"/> Kajita | <input type="checkbox"/> Kawaguchi |
| <input type="checkbox"/> Jeong, D. | <input type="checkbox"/> Kajley | <input type="checkbox"/> Kawahara |
| <input type="checkbox"/> Jeong, H. | <input type="checkbox"/> Kalathur | <input type="checkbox"/> Kawasaki |
| <input type="checkbox"/> Jeremias | <input type="checkbox"/> Kalkman | <input type="checkbox"/> Kazi |
| <input type="checkbox"/> Jetten | <input type="checkbox"/> Kalidindi | <input type="checkbox"/> Kean |
| <input type="checkbox"/> Ji | <input type="checkbox"/> Kami | <input type="checkbox"/> Keaney |
| <input type="checkbox"/> Jiang | <input type="checkbox"/> Kamoshida | <input type="checkbox"/> Keast |
| <input type="checkbox"/> Joharapurkar | <input type="checkbox"/> Kanaya | <input type="checkbox"/> Keaty |
| <input type="checkbox"/> Johns | <input type="checkbox"/> Kanda | <input type="checkbox"/> Kelley |
| <input type="checkbox"/> Jones | <input type="checkbox"/> Kant | <input type="checkbox"/> Kelly |
| <input type="checkbox"/> Joos | <input type="checkbox"/> Kao | <input type="checkbox"/> Khan, A. |
| <input type="checkbox"/> Jorgensen | <input type="checkbox"/> Kapur | <input type="checkbox"/> Khan, M. |
| <input type="checkbox"/> Jussila | <input type="checkbox"/> Karthikeyan | <input type="checkbox"/> Khieu |
| K | <input type="checkbox"/> Katayama | <input type="checkbox"/> Khoini-Poorfard |
| <hr/> | <input type="checkbox"/> Kato, H. | <input type="checkbox"/> Khoo |
| <input type="checkbox"/> Kai | <input type="checkbox"/> Kato, M. | <input type="checkbox"/> Khorram |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|-------------------------------------|--------------------------------------|--|
| <input type="checkbox"/> Ki | <input type="checkbox"/> Kirihata | <input type="checkbox"/> Kondo, Y. |
| <input type="checkbox"/> Kibune | <input type="checkbox"/> Kishimoto | <input type="checkbox"/> Kook |
| <input type="checkbox"/> Kiehl | <input type="checkbox"/> Kitazawa | <input type="checkbox"/> Kowalczyk |
| <input type="checkbox"/> Kikukawa | <input type="checkbox"/> Kivekäs | <input type="checkbox"/> Kotani |
| <input type="checkbox"/> Kim, B. | <input type="checkbox"/> Kleinfelder | <input type="checkbox"/> Koullias |
| <input type="checkbox"/> Kim, D. | <input type="checkbox"/> Kling | <input type="checkbox"/> Kovvali |
| <input type="checkbox"/> Kim, E. | <input type="checkbox"/> Kobayashi | <input type="checkbox"/> Koyama |
| <input type="checkbox"/> Kim, H. | <input type="checkbox"/> Koda | <input type="checkbox"/> Koyanagi, H. |
| <input type="checkbox"/> Kim, Ja. | <input type="checkbox"/> Kodate | <input type="checkbox"/> Koyanagi, M. |
| <input type="checkbox"/> Kim, Ju. | <input type="checkbox"/> Koenig | <input type="checkbox"/> Kozak |
| <input type="checkbox"/> Kim, Ke. | <input type="checkbox"/> Kohashi | <input type="checkbox"/> Kraus |
| <input type="checkbox"/> Kim, Ki. | <input type="checkbox"/> Kohno | <input type="checkbox"/> Krause |
| <input type="checkbox"/> Kim, Ky. | <input type="checkbox"/> Koide | <input type="checkbox"/> Krauter |
| <input type="checkbox"/> Kim, N. | <input type="checkbox"/> Komichi | <input type="checkbox"/> Krishnamurthy |
| <input type="checkbox"/> Kimura, H. | <input type="checkbox"/> Komoike | <input type="checkbox"/> Krishnapura |
| <input type="checkbox"/> Kimura, K. | <input type="checkbox"/> Komori | <input type="checkbox"/> Krone |
| <input type="checkbox"/> King | <input type="checkbox"/> Komurasaki | <input type="checkbox"/> Kubono |
| <input type="checkbox"/> Kinsey | <input type="checkbox"/> Kondo, T. | |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|------------------------------------|-------------------------------------|---|
| <input type="checkbox"/> Kucera | <input type="checkbox"/> Kwan | <input type="checkbox"/> Le, L. |
| <input type="checkbox"/> Kumar | | <input type="checkbox"/> LeBlanc |
| <input type="checkbox"/> Kumata | L | <input type="checkbox"/> Lee, Cha. |
| <input type="checkbox"/> Kunishima | <hr/> | <input type="checkbox"/> Lee, Che. |
| <input type="checkbox"/> Kunz | <input type="checkbox"/> Laaser | <input type="checkbox"/> Lee, Ha. |
| <input type="checkbox"/> Kuo, Ti. | <input type="checkbox"/> Lachman | <input type="checkbox"/> Lee, Hy. |
| <input type="checkbox"/> Kuo, Tz. | <input type="checkbox"/> Laffoley | <input type="checkbox"/> Lee, Ja. |
| <input type="checkbox"/> Kurd | <input type="checkbox"/> Lai | <input type="checkbox"/> Lee, Ji. |
| <input type="checkbox"/> Kurino | <input type="checkbox"/> Lange | <input type="checkbox"/> Lee, Jo. |
| <input type="checkbox"/> Kurisu | <input type="checkbox"/> Larson III | <input type="checkbox"/> Lee, Ju. |
| <input type="checkbox"/> Kuroda | <input type="checkbox"/> Larsson | <input type="checkbox"/> Lee, Kang-Wook |
| <input type="checkbox"/> Kuromaru | <input type="checkbox"/> Laskowski | <input type="checkbox"/> Lee, Kangmin |
| <input type="checkbox"/> Kurosawa | <input type="checkbox"/> Lau, C. | <input type="checkbox"/> Lee, L. |
| <input type="checkbox"/> Kurose | <input type="checkbox"/> Lau, J. | <input type="checkbox"/> Lee, R. |
| <input type="checkbox"/> Kusachi | <input type="checkbox"/> Lauwers | <input type="checkbox"/> Lee, Sa. |
| <input type="checkbox"/> Kuyel | <input type="checkbox"/> Law, C. | <input type="checkbox"/> Lee, Se-Joong |
| <input type="checkbox"/> Kwak | <input type="checkbox"/> Law, H. | <input type="checkbox"/> Lee, Seungjae |
| | <input type="checkbox"/> Le, D. | |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|------------------------------------|---------------------------------------|------------------------------------|
| <input type="checkbox"/> Lee, T. | <input type="checkbox"/> Li, Y. | <input type="checkbox"/> Loeffler |
| <input type="checkbox"/> Lee, W. | <input type="checkbox"/> Liao | <input type="checkbox"/> Logan |
| <input type="checkbox"/> Lee, Y. | <input type="checkbox"/> Liaw | <input type="checkbox"/> Loinaz |
| <input type="checkbox"/> Lee, Z. | <input type="checkbox"/> Liebermensch | <input type="checkbox"/> Long |
| <input type="checkbox"/> Leenstra | <input type="checkbox"/> Lim, Kyo. | <input type="checkbox"/> Loomis |
| <input type="checkbox"/> Leete | <input type="checkbox"/> Lim, Kyu. | <input type="checkbox"/> Lu |
| <input type="checkbox"/> Lehmann | <input type="checkbox"/> Lim, S. | <input type="checkbox"/> Lukoff |
| <input type="checkbox"/> Leong | <input type="checkbox"/> Lim, Y. | <input type="checkbox"/> Luong |
| <input type="checkbox"/> Leroux | <input type="checkbox"/> Lin, J. | <input type="checkbox"/> Lusignan |
| <input type="checkbox"/> Leshchuk | <input type="checkbox"/> Lin, L. | <input type="checkbox"/> Luu |
| <input type="checkbox"/> Leung | <input type="checkbox"/> Lindert | <input type="checkbox"/> Ly |
| <input type="checkbox"/> Lewis, C. | <input type="checkbox"/> Liou | M |
| <input type="checkbox"/> Lewis, K. | <input type="checkbox"/> Lipa | <hr/> |
| <input type="checkbox"/> Li, D. | <input type="checkbox"/> Listl | <input type="checkbox"/> Maclean |
| <input type="checkbox"/> Li, J. | <input type="checkbox"/> Liu, P. | <input type="checkbox"/> Macrobbie |
| <input type="checkbox"/> Li, M. | <input type="checkbox"/> Liu, Xin | <input type="checkbox"/> Madland |
| <input type="checkbox"/> Li, T. | <input type="checkbox"/> Liu, Xinqiao | <input type="checkbox"/> Maeda |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|-------------------------------------|------------------------------------|--------------------------------------|
| <input type="checkbox"/> Maes | <input type="checkbox"/> Mathew | <input type="checkbox"/> Meindl |
| <input type="checkbox"/> Magoon | <input type="checkbox"/> Matsuda | <input type="checkbox"/> Mena |
| <input type="checkbox"/> Magoshi | <input type="checkbox"/> Matsumoto | <input type="checkbox"/> Mengel |
| <input type="checkbox"/> Mah | <input type="checkbox"/> Matsuo | <input type="checkbox"/> Menolfi |
| <input type="checkbox"/> Malabry | <input type="checkbox"/> Matsuzaki | <input type="checkbox"/> Michiyama |
| <input type="checkbox"/> Malur | <input type="checkbox"/> Matsuzawa | <input type="checkbox"/> Mikami |
| <input type="checkbox"/> Man | <input type="checkbox"/> Mattausch | <input type="checkbox"/> Miki |
| <input type="checkbox"/> Mangahas | <input type="checkbox"/> Matthews | <input type="checkbox"/> Mimura |
| <input type="checkbox"/> Manita | <input type="checkbox"/> Mattia | <input type="checkbox"/> Minh |
| <input type="checkbox"/> Maresh | <input type="checkbox"/> Maxim | <input type="checkbox"/> Mistry |
| <input type="checkbox"/> Marks | <input type="checkbox"/> May, Ma. | <input type="checkbox"/> Mitra |
| <input type="checkbox"/> Marreel | <input type="checkbox"/> May, Mi. | <input type="checkbox"/> Miyabayashi |
| <input type="checkbox"/> Martin, D. | <input type="checkbox"/> Mayer | <input type="checkbox"/> Miyakawa |
| <input type="checkbox"/> Martin, F. | <input type="checkbox"/> McCormack | <input type="checkbox"/> Miyamori |
| <input type="checkbox"/> Martin, K. | <input type="checkbox"/> McCredie | <input type="checkbox"/> Miyamoto |
| <input type="checkbox"/> Maruta | <input type="checkbox"/> McDermott | <input type="checkbox"/> Miyatake |
| <input type="checkbox"/> Marvin | <input type="checkbox"/> McIlrath | <input type="checkbox"/> Miyazawa |
| <input type="checkbox"/> Masubuchi | <input type="checkbox"/> Mehr | |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

- Miyoshi
- Mizuno, H.
- Mizuno, M.
- Momtaz
- Modjtahedi
- Mogami
- Mohammed
- Mohindra
- Moini
- Mollekens
- Molnar
- Moloudi
- Monasa
- Monterastelli
- Moon
- Mooney
- Moran

- Mori, K.
- Mori, T.
- Mori-iwa
- Morihara
- Morino
- Morishita
- Morooka
- Moser
- Mueller, A.
- Mueller, G.
- Mulder
- Muljono
- Munger
- Muramatsu
- Murray, A.
- Murray, R.

N

- Na
- Naeemi
- Nagahori
- Nagai
- Nagura
- Nair
- Naji
- Nakagawa
- Nakahara
- Nakajima, H.
- Nakajima, T.
- Nakamura, H.
- Nakamura, K.
- Nakamura, M.
- Nakamura, To.

Click on author for a list of papers.

[Main Menu](#)

[Author Index](#)



Author Index

2001
International
Solid-State
Circuits
Conference

Nakamura, Ts.

Nakashiba

Nakatani

Nakayama

Namdar

Naramoto

Narayanaswami

Narui

Nasir

Nazari

Nedachi

Netis

Ngai

Ngo

Ngompe

Nguyen

Niiro

Noda

Noot

Noven

Nozoe

Nukada

Nussbaum

Nüchter

O

O'Brien

O'Neill, N.

O'Neill, J.

Ochi

Odaira

Ogawa

Ogiwara

Ogura

Oh

Ohashi

Ohkubo

Ohno

Ohsawa, K.

Ohsawa, M.

Ohshima

Ohtaka

Ohwada

Okada, Shig.

Okada, Shin.

Okamoto, T.

Okamoto, Y.

Oklobdzija

Oliaei

Onishi

Ono

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|-------------------------------------|--|-------------------------------------|
| <input type="checkbox"/> Ooishi | <input type="checkbox"/> Pan | <input type="checkbox"/> Payer |
| <input type="checkbox"/> Ooué | <input type="checkbox"/> Panaghiston | <input type="checkbox"/> Pearson |
| <input type="checkbox"/> Oowaki | <input type="checkbox"/> Pangal | <input type="checkbox"/> Peeters |
| <input type="checkbox"/> Orginos | <input type="checkbox"/> Papantonopoulos | <input type="checkbox"/> Peng |
| <input type="checkbox"/> Osada | <input type="checkbox"/> Park, C. | <input type="checkbox"/> Perry |
| <input type="checkbox"/> Osborne | <input type="checkbox"/> Park, I. | <input type="checkbox"/> Petrosky |
| <input type="checkbox"/> Oshima | <input type="checkbox"/> Park, K. | <input type="checkbox"/> Petrovick |
| <input type="checkbox"/> Oshmyansky | <input type="checkbox"/> Park, Y. | <input type="checkbox"/> Phang |
| <input type="checkbox"/> Otobe | <input type="checkbox"/> Parker | <input type="checkbox"/> Pierce, D. |
| <input type="checkbox"/> Otsuka | <input type="checkbox"/> Parris | <input type="checkbox"/> Pierce, S. |
| <input type="checkbox"/> Otsuki | <input type="checkbox"/> Pärssinen | <input type="checkbox"/> Piessens |
| <input type="checkbox"/> Ozaki, H. | <input type="checkbox"/> Paschke | <input type="checkbox"/> Pille |
| <input type="checkbox"/> Ozaki, T. | <input type="checkbox"/> Patel, C. | <input type="checkbox"/> Pini |
| | <input type="checkbox"/> Patel, K. | <input type="checkbox"/> Pipilos |
| P | <input type="checkbox"/> Pathak, B. | <input type="checkbox"/> Ploeg |
| | <input type="checkbox"/> Pathak, V. | <input type="checkbox"/> Plum |
| <input type="checkbox"/> Paisley | <input type="checkbox"/> Patterson | <input type="checkbox"/> Polhemus |
| <input type="checkbox"/> Pamir | <input type="checkbox"/> Paul | <input type="checkbox"/> Pontoglou |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- Popovic
- Pragaspathy
- Prewitt
- Price
- Prijic
- Pugibet
- Pullela
- Pyykönen

Q

- Qin
- Quarfoot
- Quinn

R

- Rabii
- Rael

- Rajagopalan
- Randjelovic
- Rankin
- Rategh
- Raven
- Rawlett
- Razavi
- Reaves
- Reed
- Reinhold
- Reith
- Restle
- Reynolds
- Ribo
- Riley
- Rim
- Rios

- Riou
- Roberts
- Roderer
- Rofougaran, A.
- Rofougaran, M.
- Rollman
- Roo
- Roovers
- Rose
- Ross
- Rowlette
- Ruby
- Rudell
- Runyon
- Rusu
- Ryan
- Rylov

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

Rylyakov

Ryu

Ryyänen

S

Sadr

Sager

Saha

Saigoh

Sakamoto, S.

Sakamoto, T.

Sakurai

Samaan

Samavati

Samueli

Sanders

Sansen

Sasamori

Sato, A.

Sato, Hir.

Sato, His.

Sato, K.

Sato, M.

Sato, T.

Satoh

Sauer

Sautter

Savoj

Sawitzki

Sayadi

Sayuk

Schaecher

Scheuermann

Schmidt

Schmit

Schmitt-Landsiedel

Schneider

Schnell

Schopfer

Schrobenhauser

Schütz

Schuur

Scoggins

Scott, B.

Scott, J.

See

Seidel

Sekiguchi

Seligman

Sendrowski

Senoh

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|-------------------------------------|---------------------------------------|--------------------------------------|
| <input type="checkbox"/> Seo, D. | <input type="checkbox"/> Sidiropoulos | <input type="checkbox"/> Sooch |
| <input type="checkbox"/> Seo, I. | <input type="checkbox"/> Sim | <input type="checkbox"/> Soumyanath |
| <input type="checkbox"/> Sharif | <input type="checkbox"/> Singer | <input type="checkbox"/> Splett |
| <input type="checkbox"/> Shaw | <input type="checkbox"/> Singh, R. | <input type="checkbox"/> Stark |
| <input type="checkbox"/> Shehata | <input type="checkbox"/> Singh, T. | <input type="checkbox"/> Staunton |
| <input type="checkbox"/> Sheikh | <input type="checkbox"/> Sjöland | <input type="checkbox"/> Steer |
| <input type="checkbox"/> Shen, J. | <input type="checkbox"/> Slenter | <input type="checkbox"/> Steigerwald |
| <input type="checkbox"/> Shen, S. | <input type="checkbox"/> Smidt | <input type="checkbox"/> Steyaert |
| <input type="checkbox"/> Shibayama | <input type="checkbox"/> Smith, G. | <input type="checkbox"/> Stiurca |
| <input type="checkbox"/> Shih, L. | <input type="checkbox"/> Smith, P. | <input type="checkbox"/> Stojanovic |
| <input type="checkbox"/> Shih, S. | <input type="checkbox"/> Smith, S. | <input type="checkbox"/> Stonecypher |
| <input type="checkbox"/> Shimoyoshi | <input type="checkbox"/> Snowdon | <input type="checkbox"/> Storaska |
| <input type="checkbox"/> Shin | <input type="checkbox"/> Soda | <input type="checkbox"/> Storms |
| <input type="checkbox"/> Shinohara | <input type="checkbox"/> Sodini | <input type="checkbox"/> Stroet |
| <input type="checkbox"/> Shirvani | <input type="checkbox"/> Sommarek | <input type="checkbox"/> Sturman |
| <input type="checkbox"/> Shoji | <input type="checkbox"/> Song, H. | <input type="checkbox"/> Su |
| <input type="checkbox"/> Shukuri | <input type="checkbox"/> Song, Y. | <input type="checkbox"/> Subramanian |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- Sugawara
- Sugisawa
- Sugiyama
- Suh
- Sumanen
- Sun
- Suls
- Sundaram
- Sur
- Sushihara
- Sutardja
- Suzuki, A.
- Suzuki, H.
- Swaminathan
- Syed, M.
- Syed, Mohammed

T

- Tadaki
- Tadjpour
- Tai
- Taito
- Takahashi, Ka.
- Takahashi, Ko.
- Takahashi, M.
- Takahashi, Toshih.
- Takahashi, Toshiy.
- Takahashi, Ts.
- Takahashi, Y.
- Takai
- Takano
- Takashima
- Takauchi
- Takeda
- Takemura
- Takeuchi
- Takeyari
- Tamai
- Tamamura
- Tamura, A.
- Tamura, H.
- Tamura, Y.
- Tan
- Tanabe
- Tanahashi
- Tandan
- Tang, Je.
- Tang, Ji.
- Tang, S.
- Taniguchi
- Tanizaki, H.

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|---------------------------------------|------------------------------------|---------------------------------------|
| <input type="checkbox"/> Tanizaki, T. | <input type="checkbox"/> Toida | <input type="checkbox"/> Tsukahara |
| <input type="checkbox"/> Taraborrelli | <input type="checkbox"/> Tomari | <input type="checkbox"/> Tuttle |
| <input type="checkbox"/> Taub | <input type="checkbox"/> Tomishima | <input type="checkbox"/> Tzeng |
| <input type="checkbox"/> Tee | <input type="checkbox"/> Toujima | U |
| <input type="checkbox"/> Tehrani | <input type="checkbox"/> Tour | <hr/> |
| <input type="checkbox"/> Tendler | <input type="checkbox"/> Townley | <input type="checkbox"/> Uchikoba |
| <input type="checkbox"/> Teo | <input type="checkbox"/> Tracz | <input type="checkbox"/> Udahl |
| <input type="checkbox"/> Terletzki | <input type="checkbox"/> Tran | <input type="checkbox"/> Ueda |
| <input type="checkbox"/> Termeer | <input type="checkbox"/> Trivedi | <input type="checkbox"/> Ueno |
| <input type="checkbox"/> Terriijn | <input type="checkbox"/> Tryzna | <input type="checkbox"/> Uetani |
| <input type="checkbox"/> Teuben | <input type="checkbox"/> Tsai, K. | <input type="checkbox"/> Ugajin |
| <input type="checkbox"/> Thapar | <input type="checkbox"/> Tsai, L. | <input type="checkbox"/> Ukanwa |
| <input type="checkbox"/> Thiel | <input type="checkbox"/> Tsang | <input type="checkbox"/> Upton |
| <input type="checkbox"/> Thomson | <input type="checkbox"/> Tsay | <input type="checkbox"/> Usui |
| <input type="checkbox"/> Thrush | <input type="checkbox"/> Tsvidis | V |
| <input type="checkbox"/> Tien | <input type="checkbox"/> Tsui | <hr/> |
| <input type="checkbox"/> Tierno | <input type="checkbox"/> Tsuji | <input type="checkbox"/> Vakilian, K. |

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|--|--------------------------------------|---------------------------------------|
| <input type="checkbox"/> Vakilian, N. | <input type="checkbox"/> Vergara | <input type="checkbox"/> Walker, C. |
| <input type="checkbox"/> Van Calster | <input type="checkbox"/> Verghese | <input type="checkbox"/> Walker, W. |
| <input type="checkbox"/> van Heijningen | <input type="checkbox"/> Verhaeghe | <input type="checkbox"/> Walter |
| <input type="checkbox"/> Van den Bosch | <input type="checkbox"/> Verhoeven | <input type="checkbox"/> Warnock |
| <input type="checkbox"/> van den Homberg | <input type="checkbox"/> Verstraeten | <input type="checkbox"/> Wang, H. |
| <input type="checkbox"/> Van der Perre | <input type="checkbox"/> Vertregt | <input type="checkbox"/> Wang, K. |
| <input type="checkbox"/> Van der Plas | <input type="checkbox"/> Vittu | <input type="checkbox"/> Wang, W. |
| <input type="checkbox"/> van der Werf | <input type="checkbox"/> Vleugels | <input type="checkbox"/> Wang, Y. |
| <input type="checkbox"/> van Meerbergen | <input type="checkbox"/> Vo | <input type="checkbox"/> Ward |
| <input type="checkbox"/> Van Steenkiste | <input type="checkbox"/> Von Kaenel | <input type="checkbox"/> Warner |
| <input type="checkbox"/> Vance | <input type="checkbox"/> Vu | <input type="checkbox"/> Washio |
| <input type="checkbox"/> Vangal | | <input type="checkbox"/> Wasilewski |
| <input type="checkbox"/> Vankka | | <input type="checkbox"/> Watanabe, K. |
| <input type="checkbox"/> Vanwijnsberghe | <input type="checkbox"/> Wagoner | <input type="checkbox"/> Watanabe, N. |
| <input type="checkbox"/> Varelas | <input type="checkbox"/> Walbert | <input type="checkbox"/> Watanabe, O. |
| <input type="checkbox"/> Veenstra | <input type="checkbox"/> Walimbe | <input type="checkbox"/> Watanabe, T. |
| <input type="checkbox"/> Venes | <input type="checkbox"/> Walden | <input type="checkbox"/> Watkins |

W

[Main Menu](#)

[Author Index](#)

Click on author for a list of papers.



Author Index

- Webb, A.
- Webb, B.
- Wei, D.
- Wei, S.
- Weinfurtner
- Weiss
- Weitzel
- Weldon
- Wendel
- Wenske, H.
- Wenske, J.
- Werner, C.
- Werner, J.
- Weste
- Wicht
- Williams
- Willis

- Wilson
- Woo
- Wood
- Woods
- Wooley
- Wordeman
- Wong
- Wu, H.
- Wu, L.
- Wu, S.
- Wyatt

X

- Xanthopoulos
- Xie
- Xu

Y

- Yadid-Pecht
- Yahagi
- Yamada, S.
- Yamada, Y.
- Yamaga
- Yamaguchi
- Yamaji
- Yamakawa
- Yamamoto
- Yamashita, H.
- Yamashita, Y.
- Yamauchi
- Yamazaki, A.
- Yamazaki, H.
- Yamazaki, T.

Click on author for a list of papers.

[Main Menu](#)

[Author Index](#)



Author Index

2001
International
Solid-State
Circuits
Conference

- | | | |
|------------------------------------|--------------------------------------|-------------------------------------|
| <input type="checkbox"/> Yamguchi | <input type="checkbox"/> Yoon, C. | <input type="checkbox"/> Zarkesh-Ha |
| <input type="checkbox"/> Yan | <input type="checkbox"/> Yoon, H. | <input type="checkbox"/> Zolley |
| <input type="checkbox"/> Yang, J. | <input type="checkbox"/> Yoshida, A. | <input type="checkbox"/> Zerbe |
| <input type="checkbox"/> Yang, K. | <input type="checkbox"/> Yoshida, K. | <input type="checkbox"/> Zhang, J. |
| <input type="checkbox"/> Yang, Wi. | <input type="checkbox"/> Yoshida, M. | <input type="checkbox"/> Zhang, Z. |
| <input type="checkbox"/> Yang, Wo. | <input type="checkbox"/> Yoshida, Y. | <input type="checkbox"/> Zhao |
| <input type="checkbox"/> Yap | <input type="checkbox"/> Yoshikawa | <input type="checkbox"/> Zolfaghari |
| <input type="checkbox"/> Yasue | <input type="checkbox"/> Yoshimura | <input type="checkbox"/> Zong |
| <input type="checkbox"/> Yeh | <input type="checkbox"/> Yoshitake | <input type="checkbox"/> Zoric |
| <input type="checkbox"/> Yeom | <input type="checkbox"/> Yu, E. | <input type="checkbox"/> Zyner |
| <input type="checkbox"/> Yeung | <input type="checkbox"/> Yu, P. | |
| <input type="checkbox"/> Yonemoto | <input type="checkbox"/> Yukitake | |
| <input type="checkbox"/> Yonezawa | | |
| <input type="checkbox"/> Yoo, C. | | |
| <input type="checkbox"/> Yoo, H. | | |
| <input type="checkbox"/> Yoo, J. | | |
- Z**
-
- Zambare

Main Menu

Author Index

Click on author for a list of papers.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Abe

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Abhyankar

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Abidi

- 8.1 A 6b 1.3GSample/s A/D Converter in 0.35 μ m CMOS
- 12.4 A 300MHz Mixed-Signal FDTS/DFE Disk Read Channel in 0.6 μ m CMOS
- 18.5 A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS
- 23.4 A Filtering Technique to Lower Oscillator Phase Noise

Adler

- 15.4 First-Generation MAJC Dual Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Agah

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Ahn, G.

- 14.1 A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery

Ahn, H.

- 18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications

Aida

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Aikawa

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Aizawa

- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Ajjikuttira

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Akiyama

- 25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture

Al-Sarawi

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Aldrich

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Alexandre

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Alinoor

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Alford

- 10.6 A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

Altekar

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Amir

- 15.4 First-Generation MAJC Dual Microprocessor

Ampadu

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Anand

- 14.2 A 2.75Gb/s CMOS Clock-Recovery Circuit with Broad Capture Range

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Anders

- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

Anderson, C.

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Anderson, J.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Anderson, S.

- 6.2 A Miniature Imaging Module for Mobile Applications

Apfel

- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services

Arai

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Aoki, Mak.

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Aoki, Mas.

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Arai

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Arakawa

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Aram

- 19.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables

Arita

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Argos

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Arimoto

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Arivoli

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Arneborn

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Asano

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Asao

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Asbeck

- 10.3 A 1W 0.35 μ m CMOS Power Amplifier for GSM-1800 with 45% PAE

Austin

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Badaroglu

- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

Bae

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Baeyens

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Bailey

- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor

Bakhru

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Bakir

- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Balteanu

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Baltes

- 16.2 A Single-Chip CMOS Resonant Beam Gas Sensor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Barkatullah

- 25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

Bartolome

- 8.3 A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply

Bauduin

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Bauernschmitt

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Beakes

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Beerens

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Begin

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Bekooij

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Belenky

- 6.7 Autoscaling CMOS APS with Customized Increase of Dynamic Range

Benschneider

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Benton

- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Best

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Bhasin

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Birkett

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Biyani

- 15.1 A Scalable Performance 32b Microprocessor

Black Jr

- 25.3 A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications

Boahen

- 6.3 Arbitrated Address Event Representation Digital Image Sensor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Boehler

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Bokor

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Bogosh

- 21.1 A Universal Cable Set-Top Box System on a Chip

Bolsens

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS
- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

Bonelli

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Bonjean

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Bonte

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Boric-Lubecke

- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Borkar

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Borremans

- 23.5 A 12b 500MSample/s Current-Steering CMOS D/A Converter

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Bowman

- 17.6 Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution

Bradley

- 7.5 Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology

Bradshaw

- 6.2 A Miniature Imaging Module for Mobile Applications

Brajovic

- 16.7 100frames/s CMOS Range Image Sensor

Brand

- 16.2 A Single-Chip CMOS Resonant Beam Gas Sensor

Brechignac

- 6.2 A Miniature Imaging Module for Mobile Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Breems

- 3.3 A Quadrature Data-Dependent DEM Algorithm to Improve Image Rejection of a Complex $\Sigma\Delta$ Modulator

Brendle

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Brizio

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Brockherde

- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

Browning

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Bugeja

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

Burger

- 3.1 A 13.5mW, 185MSample/s $\Sigma\Delta$ Modulator for UMTS/GSM Dual-Standard IF Reception

Burns

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

Bushner

- 21.1 A Universal Cable Set-Top Box System on a Chip

Butler

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Byun

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Cabrera

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Cai

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Calder

- 7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

Cao

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Caresosa

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Carter

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Case

- 21.1 A Universal Cable Set-Top Box System on a Chip

Chacko

- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

Chae

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Chan, A.

- 26.6 A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications

Chan, H.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Chandrakasan

- 21.2 An Energy-Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Chang, K.

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Chang, L.

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Chappell

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

Charlier

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Chau

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Chen, C.

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Chen, J.

- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Chen, K.

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Chen, Y.

- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Chen, Z.

- 18.4 A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver

Cheng

- 19.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables

Cheong

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Chern

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Cherry

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Cheung, D.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Cheung, F.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Cheung, V.

- 3.5 A 1V 10.7MHz Switched-Opamp Bandpass $\Sigma\Delta$ Modulator Using Double-Sampling Finite-Gain-Compensation Technique

Chiba

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Chien

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Chin

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Chiu, F.

- 15.4 First-Generation MAJC Dual Microprocessor

Chiu, T.

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Chiussi

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Chng

- 15.4 First-Generation MAJC Dual Microprocessor

Cho, S.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Cho, T.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Choi, C.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Choi, J.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Choi, Mi.

- 8.1 A 6b 1.3GSample/s A/D Converter in 0.35 μ m CMOS

Choi, Mu.

- 2.6 A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme

Choi, S.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Choi, Ya.

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Choi, Yu.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Choke

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Christensen

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Christison

- 6.2 A Miniature Imaging Module for Mobile Applications

Chu

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Chugh

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

Chung, Y.

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Chung, D.

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Chung, H.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Cijvat

- 18.5 A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS

Clabes

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Clark

- 15.1 A Scalable Performance 32b Microprocessor

Clay

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Clement

- 3.2 A 5mW $\Sigma\Delta$ Modulator with 84dB Dynamic Range for GSM/EDGE

Clinton

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Cloetens

- 1.2 Broadband Access: the Last Mile

Clouser

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Cloutier

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Coffin

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Cojocaru

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Cong

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Contreras

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Craninckx

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Corsi

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Culurciello

- 6.3 Arbitrated Address Event Representation Digital Image Sensor

Cuppens

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

D'Luna

- 21.1 A Universal Cable Set-Top Box System on a Chip

Dally

- 22.3 Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data

Damgaard

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Daneshrad

- 21.3 A Self-Contained 100 μ W Multirate FSK Receiver ASIC

Daniel

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Darabi

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Darwish

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

De Lange

- 15.4 First-Generation MAJC Dual Microprocessor

De Man

- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

De Ranter

- 23.7 A 0.25 μ m CMOS 17GHz VCO

De Smet

- 16.6 A Versatile Micro-Power High-Voltage Flat Panel Display Driver

de Souza

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Dedieu

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

DeHerrera

- 7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

Delmot

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Demierre

- 16.3 Integrated Hall Sensor Array Microsystem

Deneire

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Denyer

- 6.2 A Miniature Imaging Module for Mobile Applications

Der

- 18.6 A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration

Dermer

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Derudder

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Devalapalli

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Dielissen

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Dijkmans

- 3.3 A Quadrature Data-Dependent DEM Algorithm to Improve Image Rejection of a Complex $\Sigma\Delta$ Modulator

DiLullo

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Ding

- 10.5 A +18dBm IIP3 LNA in 0.35 μ m CMOS

Ditewig

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Dizon

- 25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

Doemens

- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

Doi

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Domino

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Donnay

- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Donnelly

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Dorschky

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Dosaka

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Doumae

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Doutreloigne

- 16.6 A Versatile Micro-Power High-Voltage Flat Panel Display Driver

Du

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Dubler

- 15.4 First-Generation MAJC Dual Microprocessor

Dudley

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Dumford

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Duncan

- 6.2 A Miniature Imaging Module for Mobile Applications

Dupuis

- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation

Durlam

- 7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Duvall

- 17.6 Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution

Ebana

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Eberle

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Echtenkamp

- 21.1 A Universal Cable Set-Top Box System on a Chip

Eichfeld

- 19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL

Eichler

- 19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

El Gamal

- 6.1 A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory

Ellersick

- 4.1 A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS

Engels

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS
- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

Enoki

- 1.1 i-mode: 21st Century Mobile Internet

Erraguntla

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Etienne-Cummings

- 6.3 Arbitrated Address Event Representation
Digital Image Sensor

Eynde

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Fallesen

- 10.3 A 1W 0.35 μ m CMOS Power Amplifier for
GSM-1800 with 45% PAE

Fang

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Fetterman

- 22.5 A GSM 2+ Conversion Signal Processor for
Continuous Full-Duplex EDGE/GPRS Applications

Figueredo

- 7.5 Ultra-Miniature High-Q Filters and Duplexers
Using FBAR Technology

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Filiol

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Findlater

- 6.2 A Miniature Imaging Module for Mobile Applications

Fletcher

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit
- 25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

Forbes

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Forssell

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Foyster

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Frankowsky

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Franzon

- 25.5 Multi-GHz Low-Power Low-Skew Rotary Clock Scheme

Frounchi

- 16.3 Integrated Hall Sensor Array Microsystem

Frowijn

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Fujimori

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Fujimoto

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Fujimura

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Fujisawa

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Fujita

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Fukaishi

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication
- 25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Fukushima

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Furue

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Furuhashi

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Furukawa

- 14.5 A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC

Furumiya

- 6.6 A Signal-Processing CMOS Image Sensor using a Simple Analog Operation

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Furusawa

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Furuyama

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Gangwar

- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor

Gao

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Gardner

- 7.1 Genetic Applets: Biological Integrated Circuits for Cellular Control

Ge

- 15.4 First-Generation MAJC Dual Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Gee

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Geelen

- 8.2 A 6b 1.1GSample/s CMOS A/D Converter

Gelsinger

- 1.3 Microprocessors for the New Millennium – Challenges, Opportunities and New Frontiers

Ghosh

- 15.4 First-Generation MAJC Dual Microprocessor

Gibson

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Gielen

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing
- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Glandon

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Goetschalckx

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Goldman

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Gomez

- 21.1 A Universal Cable Set-Top Box System on a Chip

Goodman

- 21.2 An Energy-Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor

Gorisse

- 3.2 A 5mW $\Sigma\Delta$ Modulator with 84dB Dynamic Range for GSM/EDGE

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Gotoh, K.

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Gotoh, S.

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Gould

- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Govindarajulu

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Gowan

- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Grácio

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Grannes

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Grant

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Gray

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Grayver

- 21.3 A Self-Contained 100 μ W Multirate FSK Receiver ASIC

Green

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Grillo

- 12.5 A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications

Gu

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Gulati

- 3.6 A Low-Power Reconfigurable Analog-to-Digital Converter

Gumbrecht

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

Guncer

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Gutierrez

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Gyohten

- 11.2 An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances

Gyselinx

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Ha

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Hachisuka

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Hagen

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Hagge

- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hagleitner

- 16.2 A Single-Chip CMOS Resonant Beam Gas Sensor

Hahn

- 13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN

Hairapitian

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Hajimiri

- 26.3 A 19GHz 0.5mW 0.35 μ m CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement

Halonen

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA
- 22.7 A Multicarrier GMSK Modulator for Base Stations

Hamada

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hamaminato

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

Han

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Hanaki

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Hanson

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Haque

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Harada, T.

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Harada, Y.

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Hardee

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Harjani

- 10.5 A +18dBm IIP3 LNA in 0.35 μ m CMOS

Harmsze

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Harvey

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hasegawa, Kou.

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Hasegawa, Koh.

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Hashido

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

Hashimoto, K.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Hashimoto, T.

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS
- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hatta

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

Hattori

- 26.4 A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer

Hayashi

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Haycock

- 4.3 3.2GHz 6.4Gb/s/wire Signaling in 0.18 μ m CMOS

Hays

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

He

- 19.6 A DSP Based Receiver for 1000BASE-T PHY

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hearn

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Hegazi

- 18.5 A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS
- 23.4 A Filtering Technique to Lower Oscillator Phase Noise

Hein

- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation

Herbison

- 19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL

Herold

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hester

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Hidaka

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Hierlemann

- 16.2 A Single-Chip CMOS Resonant Beam Gas Sensor

Higashi

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Hill

- 11.5 A 900MHz 2.25MB Cache with On-Chip CPU - Now In Cu SOI

Hinton

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hirade

- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

Ho

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Hoang

- 15.4 First-Generation MAJC Dual Microprocessor

Hoffman

- 15.1 A Scalable Performance 32b Microprocessor

Hofmann

- 26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

Hokinson

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Honkanen

- 22.7 A Multicarrier GMSK Modulator for Base Stations

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hoogzaad

- 8.4 A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²

Horowitz

- 4.1 A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS

Hosogane

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Hosticka

- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

Hoya

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Hsieh, K.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Hsieh, Y.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hsu, D.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Hsu, L.

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Hu, C.

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Hu, R.

- 15.4 First-Generation MAJC Dual Microprocessor

Huang, B.

- 15.4 First-Generation MAJC Dual Microprocessor

Huang, Q.

- 3.1 A 13.5mW, 185MSample/s $\Sigma\Delta$ Modulator for UMTS/GSM Dual-Standard IF Reception
- 23.3 A 200nV Offset 6.5nV/ $\sqrt{\text{Hz}}$ Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1 μm Digital CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Huang, Xi

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Huang, Xu.

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Huijsing

- 3.3 A Quadrature Data-Dependent DEM Algorithm to Improve Image Rejection of a Complex $\Sigma\Delta$ Modulator

Huisken

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Hurwitz

- 6.2 A Miniature Imaging Module for Mobile Applications

Hwang, Cha.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Hwang, Cho.

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Ibrahim

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Idirene

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Iga

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Igaue

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Iijima

- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

lizuka

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Ikeda

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Imai

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Immediato

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Immink

- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Inamura

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Ingels

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Ingino

- 25.1 A 4GHz 40dB PSRR PLL for SOC Application

Inokuchi

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Inoue, A.

- 20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits

Inoue, M.

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Inoue, S.

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Inoue, Y.

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Irie

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM.

Ishibashi

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Ishida, H.

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ishida, K.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Ishii

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Ishikawa

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Itakura

- 26.4 A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer

Ito

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Itoh, K.

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Itoh, M.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Itoh, Y.

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Iwata, A.

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

Iwata, E.

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Izawa

- 20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Jackson

- 17.4 Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies

Jacobsen

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Jain

- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor

Jankovic

- 16.7 100frames/s CMOS Range Image Sensor

Janssens

- 26.2 A 0.8dB NF ESD-Protected 9mW CMOS LNA

Jantzi

- 21.1 A Universal Cable Set-Top Box System on a Chip

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Jeffery

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Jelonnek

- 26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

Jen

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Jeon

- 2.6 A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme

Jeong, D.

- 14.1 A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Jeong, H.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Jeremias

- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

Jetten

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Ji

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Jiang

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Joharapurkar

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Johns

- 14.4 A 1V 1mW CMOS Front-End with On-chip Dynamic Gate Biasing for a 75Mb/s Optical Receiver

Jones

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Joos

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Jorgensen

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Jussila

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA

Kai

- 20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kajigaya

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Kajita

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Kajley

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Kalathur

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Kalkman

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kalidindi

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Kami

- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Kamoshida

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Kanaya

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Kanda

- 11.4 Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs

Kant

- 15.4 First-Generation MAJC Dual Microprocessor

Kao

- 15.4 First-Generation MAJC Dual Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kapur

- 12.6 A 2.3G Sample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Karthikeyan

- 8.3 A 1.8V 10b 100M Sample/s CMOS Pipelined ADC with 1.8V Power Supply

Katayama

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Kato, H.

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Kato, M.

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kato, T.

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Kawaguchi

- 11.4 Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs

Kawahara

- 22.2 ChipOS: Open Power-Management Platform to Overcome the Power Crisis in Future LSIs

Kawasaki

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Kazi

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kean

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Keaney

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Keast

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

Keaty

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Kelley

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Kelly

- 8.5 A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Khan, A.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Khan, M.

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Khieu

- 15.4 First-Generation MAJC Dual Microprocessor

Khoini-Poorfard

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Khoo

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Khorram

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ki

- 3.5 A 1V 10.7MHz Switched-Opamp Bandpass $\Sigma\Delta$ Modulator Using Double-Sampling Finite-Gain-Compensation Technique

Kibune

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Kiehl

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Kikukawa

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Kim, B.

- 18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kim, D.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Kim, E.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Kim, H.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Kim, Ja.

- 18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications

Kim, Ju.

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Kim, Ke.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kim, Ki.

- 2.6 A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme
- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Kim, Ky.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Kim, N.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Kimura, H.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Kimura, K.

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

King

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Kinsey

- 6.2 A Miniature Imaging Module for Mobile Applications

Kirihata

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Kishimoto

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Kitazawa

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Kivekäs

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kleinfelder

- 6.1 A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory

Kling

- 26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

Kobayashi

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Koda

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Kodate

- 18.3 A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX

Koenig

- 26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kohashi

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Kohno

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Koide

- 11.2 An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances

Komichi

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Komoike

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Komori

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Komurasaki

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Kondo, T.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Kondo, Y.

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Kook

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Kowalczyk

- 15.4 First-Generation MAJC Dual Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kotani

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Koullias

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Kovvali

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Koyama

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Koyanagi, H.

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Koyanagi, M.

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kozak

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Kraus

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Krause

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Krauter

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Krishnamurthy

- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

Krishnapura

- 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB peak SNR and 112dB Input Range

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Krone

- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation

Kubono

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Kucera

- 23.9 A Wideband BiCMOS VCO for GMS/UMTS Direct Conversion Receivers

Kumar

- 15.4 First-Generation MAJC Dual Microprocessor

Kumata

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Kunishima

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kunz

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Kuo, Ti.

- 10.1 A 1.5W Class-F RF Power Amplifier in 0.2 μ m CMOS Technology

Kuo, Tz.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Kurd

- 25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

Kurino

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Kurusu

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kuroda

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Kuromaru

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Kurosawa

- 6.6 A Signal-Processing CMOS Image Sensor using a Simple Analog Operation

Kurose

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Kusachi

- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Kuyel

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Kwak

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

Kwan

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Laaser

- 19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL

Lachman

- 11.5 A 900MHz 2.25MB Cache with On-Chip CPU - Now In Cu SOI

Laffoley

- 6.2 A Miniature Imaging Module for Mobile Applications

Lai

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Lange

- 16.2 A Single-Chip CMOS Resonant Beam Gas Sensor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Larson III

- 7.5 Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology

Larsson

- 5.1 An Offset-Cancelled CMOS Clock Recovery/Demux with a Half-Rate Linear Phase Detector for 2.5Gb/s Optical Communication

Laskowski

- 21.1 A Universal Cable Set-Top Box System on a Chip

Lau, C.

- 15.4 First-Generation MAJC Dual Microprocessor

Lau, J.

- 18.4 A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver

Lauwers

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Law, C.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Law, H.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Le, D.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Le, L.

- 12.5 A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications

LeBlanc

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Lee, Cha.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Lee, Che.

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Lee, Ji.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Lee, Kang-Wook

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Lee, Ha.

- 3.6 A Low-Power Reconfigurable Analog-to-Digital Converter

Lee, Hy.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Lee, Ja.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Lee, Jo.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Lee, Ju.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Lee, Kangmin

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Lee, L.

- 15.4 First-Generation MAJC Dual Microprocessor

Lee, R.

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Lee, Sa.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Lee, Se-J.

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Lee, Seu.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Lee, T.

- 13.7 A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver

Lee, W.

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Lee, Y.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Lee, Z.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Leenstra

- 20.1 A 1.8GHz Instruction Window Buffer

Leete

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Lehmann

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Leong

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Leroux

- 26.2 A 0.8dB NF ESD-Protected 9mW CMOS LNA

Leshchuk

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Leung

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Lewis, C.

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

Lewis, K.

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Li, D.

- 23.6 A 1.9GHz Si Active LC Filter with On-Chip Automatic Tuning

Li, J.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Li, M.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Li, T.

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Li, Y.

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Liao

- 15.1 A Scalable Performance 32b Microprocessor

Liaw

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Liebermensch

- 15.4 First-Generation MAJC Dual Microprocessor

Lim, Kyo.

- 18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Lim, Kyu

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Lim, S.

- 6.1 A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory

Lim, Y.

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Lin, J.

- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Lin, L.

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Lindert

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Liou

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Lipa

- 25.5 Multi-GHz Low-Power Low-Skew Rotary Clock Scheme

Listl

- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

Liu, P.

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Liu, Xin

- 15.4 First-Generation MAJC Dual Microprocessor

Liu, Xinqiao

- 6.1 A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Loeffler

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Logan

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Loinaz

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Long

- 17.4 Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies

Loomis

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Lu

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Lukoff

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Luong

- 3.5 A 1V 10.7MHz Switched-Opamp Bandpass $\Sigma\Delta$ Modulator Using Double-Sampling Finite-Gain-Compensation Technique

Lusignan

- 10.1 A 1.5W Class-F RF Power Amplifier in 0.2 μ m CMOS Technology

Luu

- 21.1 A Universal Cable Set-Top Box System on a Chip

Ly

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Maclean

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Macrobbie

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Madland

- 25.7 A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

Maeda

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Maes

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Magoon

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Magoshi

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Mah

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Malabry

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Malur

- 15.4 First-Generation MAJC Dual Microprocessor

Man

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Mangahas

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Manita

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Maresh

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Marks

- 10.6 A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

Marreel

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Martin, D.

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Martin, F.

- 10.6 A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

Martin, K.

- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Maruta

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Marvin

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Masubuchi

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Mathew

- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

Matsuda

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Matsumoto

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Matsuo

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Matsuzaki

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Matsuzawa

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Mattausch

- 11.2 An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances

Matthews

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Mattia

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Maxim

- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

May, Ma.

- 23.1 A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control

May, Mi.

- 23.1 A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control

Mayer

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

McCormack

- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

McCredie

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

McDermott

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

McIlrath

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

Mehr

- 8.5 A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist

Meindl

- 17.6 Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution
- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Mena

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Mengel

- 16.5 A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Menolfi

- 23.3 A 200nV Offset 6.5nV/ $\sqrt{\text{Hz}}$ Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1 μm Digital CMOS

Michiyama

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Mikami

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Miki

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Mimura

- 12.2 A Mixed-Signal 0.18 μm CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Minh

- 11.4 Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs

Mistry

- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

Mitra

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Miyabayashi

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Miyakawa

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Miyamori

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Miyamoto

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Miyatake

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Miyazawa

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Miyoshi

- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Mizuno, H.

- 22.2 ChipOS: Open Power-Management Platform to Overcome the Power Crisis in Future LSIs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Mizuno, M.

- 22.3 Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data

Momtaz

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Modjtahedi

- 4.1 A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS

Mogami

- 14.5 A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC

Mohammed

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Mohindra

- 13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Moini

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Mollekens

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Molnar

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Moloudi

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Monasa

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Monterastelli

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Moon

- 14.1 A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery

Mooney

- 4.3 3.2GHz 6.4Gb/s/wire Signaling in 0.18 μ m CMOS

Moran

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Mori, K.

- 16.7 100frames/s CMOS Range Image Sensor

Mori, T.

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Mori-iwa

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Morihara

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Morino

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Morishita

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Morooka

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Moser

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Mueller, A.

- 20.1 A 1.8GHz Instruction Window Buffer

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Mueller, G.

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Mulder

- 12.5 A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications

Muljono

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Munger

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Muramatsu

- 6.6 A Signal-Processing CMOS Image Sensor using a Simple Analog Operation

Murray, A.

- 6.2 A Miniature Imaging Module for Mobile Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Murray, R.

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

Na

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Naeemi

- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Nagahori

- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Nagai

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Nagura

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Nair

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Naji

- 7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

Nakagawa

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Nakahara

- 14.5 A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC

Nakajima, H.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Nakajima, T.

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Nakamura, H.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Nakamura, K.

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication
- 25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture

Nakamura, M.

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Nakamura, To.

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Nakamura, Ts.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Nakashiba

- 6.6 A Signal-Processing CMOS Image Sensor using a Simple Analog Operation

Nakatani

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Nakayama

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Namdar

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Naramoto

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Narayanaswami

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Narui

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Nasir

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Nazari

- 19.6 A DSP Based Receiver for 1000BASE-T PHY

Nedachi

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

Netis

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ngai

- 21.1 A Universal Cable Set-Top Box System on a Chip

Ngo

- 15.4 First-Generation MAJC Dual Microprocessor

Ngompe

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Nguyen

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Niiro

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Noda

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Noot

- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

Noven

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Nozoe

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Nukada

- 14.3 Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Nussbaum

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Nüchter

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

O'Brien

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

O'Neill, N.

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

O'Neill, J.

- 22.4 The Implementation of Two Multiprocessor DSPs: A Design Methodology Case Study

Ochi

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Odaira

- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ogawa

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

Ogiwara

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Ogura

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Oh

- 15.4 First-Generation MAJC Dual Microprocessor

Ohashi

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Ohkubo

- 6.6 A Signal-Processing CMOS Image Sensor using a Simple Analog Operation

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ohno

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Ohsawa, K.

- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

Ohsawa, M.

- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

Ohshima

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Ohtaka

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ohwada

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

Okada, Shig.

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Okada, Shin.

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Okamoto, T.

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

Okamoto, Y.

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Oklobdzija

- 20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits

Oliaei

- 3.2 A 5mW $\Sigma\Delta$ Modulator with 84dB Dynamic Range for GSM/EDGE

Onishi

- 22.3 Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data

Ono

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Ooishi

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ooue

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Oowaki

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Orginos

- 15.4 First-Generation MAJC Dual Microprocessor

Osada

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Osborne

- 21.1 A Universal Cable Set-Top Box System on a Chip

Oshima

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Oshmyansky

- 7.5 Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology

Otobe

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

Otsuka

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Otsuki

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Ozaki, H.

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Ozaki, T.

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Paisley

- 6.2 A Miniature Imaging Module for Mobile Applications

Pamir

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Pan

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Panaghiston

- 6.2 A Miniature Imaging Module for Mobile Applications

Pangal

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Papantonopoulous

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Park, C.

- 18.2 A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications

Park, I.

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Park, K.

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Park, Y.

- 8.3 A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply

Parker

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Parris

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Pärssinen

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA

Paschke

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Patel, C.

- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Patel, K.

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Pathak, B.

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Pathak, V.

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Patterson

- 21.1 A Universal Cable Set-Top Box System on a Chip

Paul

- 11.3 SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer

Payer

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Pearson

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Peeters

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

Peng

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Perry

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Petrosky

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Petrovick

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Phang

- 14.4 A 1V 1mW CMOS Front-End with On-chip Dynamic Gate Biasing for a 75Mb/s Optical Receiver

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Pierce, D.

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Pierce, S.

- 17.3 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

Piessens

- 19.5 SOPA: A Highly-Efficient Line Driver in 0.35 μ m CMOS Using a Self-Oscillating Power Amplifier

Pille

- 20.1 A 1.8GHz Instruction Window Buffer

Pini

- 15.4 First-Generation MAJC Dual Microprocessor

Pipilos

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ploeg

- 8.4 A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²

Plum

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Polhemus

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Pontioglu

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Popovic

- 16.3 Integrated Hall Sensor Array Microsystem

Pragaspathy

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Prewitt

- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor

Price

- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories

Prijic

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Pugibet

- 6.2 A Miniature Imaging Module for Mobile Applications

Pullela

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Pykönen

- 22.7 A Multicarrier GMSK Modulator for Base Stations

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Qin

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Quarfoot

- 19.4 An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

Quinn

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Rabii

- 3.4 A 2.5V Broadband Multi-Bit $\Sigma\Delta$ Modulator with 95dB Dynamic Range

Rael

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Rajagopalan

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Randjelovic

- 16.3 Integrated Hall Sensor Array Microsystem

Rankin

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Rategh

- 13.7 A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver

Raven

- 10.6 A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

Rawlett

- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Razavi

- 5.3 A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection
- 14.2 A 2.75Gb/s CMOS Clock-Recovery Circuit with Broad Capture Range
- 18.6 A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration
- 26.6 A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications

Reaves

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Reed

- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories

Reinhold

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Reith

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Restle

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Reynolds

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Ribo

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Riley

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Rim

- 7.3 Strained Si Surface Channel MOSFETS for High-Performance CMOS Technology

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Rios

- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

Riou

- 13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN

Roberts

- 15.1 A Scalable Performance 32b Microprocessor

Roderer

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Rofougaran, A.

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Rofougaran, M.

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Rollman

- 10.6 A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

Roo

- 19.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables

Roovers

- 8.4 A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²

Rose

- 5.6 Fully-Integrated 40Gb/s Clock and Data Recovery /1:4 DEMUX IC in SiGe Technology

Ross

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Rowlette

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Ruby

- 7.5 Ultra-Miniature High-Q Filters and Duplexers Using FBAR Technology

Rudell

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Runyon

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Rusu

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Ryan

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Rylov

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Rylyakov

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Ryu

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Ryynänen

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA

Sadr

- 17.4 Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies

Sager

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Saha

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Saigoh

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Sakamoto, S.

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Sakamoto, T.

- 25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture

Sakurai

- 11.4 Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Samaan

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

Samavati

- 13.7 A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver

Samueli

- 21.1 A Universal Cable Set-Top Box System on a Chip

Sanders

- 11.3 SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer

Sansen

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing
- 23.5 A 12b 500MSample/s Current-Steering CMOS D/A Converter

Sasamori

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Sato, A.

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Sato, Hir.

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Sato, His.

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Sato, K.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Sato, M.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Sato, T.

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Satoh

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

Sauer

- 20.1 A 1.8GHz Instruction Window Buffer

Sautter

- 20.1 A 1.8GHz Instruction Window Buffer

Savoj

- 5.3 A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection

Sawitzki

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Sayadi

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Sayuk

- 8.5 A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist

Schaecher

- 15.1 A Scalable Performance 32b Microprocessor

Scheuermann

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Schmidt

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Schmit

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Schmitt-Landsiedel

- 11.3 SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Schneider

- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

Schnell

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Schopfer

- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services

Schrobenhauser

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Schütz

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Schuur

- 13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Scoggins

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Scott, B.

- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

Scott, J.

- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation

See

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Seidel

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Sekiguchi

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Seligman

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Sendrowski

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Senoh

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Seo, D.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Seo, I.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Sharif

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Shaw

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Shehata

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

Sheikh

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Shen, J.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Shen, S.

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Shibayama

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Shih, L.

- 15.4 First-Generation MAJC Dual Microprocessor

Shih, S.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Shimoyoshi

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Shin

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Shinohara

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Shirvani

- 10.2 A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control

Shoji

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Shukuri

- 24.2 A Multi-Gigabit DRAM Technology with $6F^2$ Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Sidiropoulos

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Sim

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Singer

- 8.5 A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist

Singh, R.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Singh, T.

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Sjöland

- 23.4 A Filtering Technique to Lower Oscillator Phase Noise

Slenter

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process
- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Smidt

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Smith, G.

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Smith, P.

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Smith, S.

- 6.2 A Miniature Imaging Module for Mobile Applications

Snowdon

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Soda

- 11.2 An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Sodini

- 6.5 A 128x128 CMOS Imager with 4x128 Bit-Serial Column-Parallel PE Array

Sommarek

- 22.7 A Multicarrier GMSK Modulator for Base Stations

Song, H.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Song, Y.

- 2.6 A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme

Sooch

- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation

Soumyanath

- 20.3 Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Splett

- 26.7 SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

Stark

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Staunton

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Steer

- 25.5 Multi-GHz Low-Power Low-Skew Rotary Clock Scheme

Steigerwald

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Steyaert

- 19.5 SOPA: A Highly-Efficient Line Driver in 0.35 μ m CMOS Using a Self-Oscillating Power Amplifier
- 23.5 A 12b 500MSample/s Current-Steering CMOS D/A Converter
- 23.7 A 0.25 μ m CMOS 17GHz VCO
- 26.2 A 0.8dB NF ESD-Protected 9mW CMOS LNA

Stiurca

- 25.2 A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

Stojanovic

- 4.1 A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS

Stonecypher

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Storaska

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Storms

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Stroet

- 13.5 A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN

Sturman

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Su

- 10.2 A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control

Subramanian

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Sugawara

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Sugisawa

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Sugiyama

- 6.4 A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection

Suh

- 2.1 A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution

Sumanen

- 18.1 A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA

Sun

- 12.4 A 300MHz Mixed-Signal FDTS/DFE Disk Read Channel in 0.6 μ m CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Suls

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

Sundaram

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Sur

- 15.4 First-Generation MAJC Dual Microprocessor

Sushihara

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Sutardja

- 19.6 A DSP Based Receiver for 1000BASE-T PHY

Suzuki, A.

- 16.4 A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Suzuki, H.

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Swaminathan

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Syed, M.

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Syed, Mohammad

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Tadaki

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Tadjpour

- 18.5 A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tai

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Taito

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Takahashi, Ka.

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Takahashi, Ko.

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Takahashi, M.

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Takahashi, Toshih.

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Takahashi, Toshiy.

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Takahashi, Ts.

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Takahashi, Y.

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Takai

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Takano

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Takashima

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Takauchi

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Takeda

- 13.6 A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Takemura

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Takeuchi

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Takeyari

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Tamai

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Tamura, A.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Tamura, H.

- 4.4 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Tamamura, M.

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

Tamura, Y.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tan

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Tanabe

- 14.5 A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC

Tanahashi

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

Tandan

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Tang, Je.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Tang, Ji.

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tang, S.

- 7.4 FinFET - A Quasi-Planar Double-Gate MOSFET

Taniguchi

- 24.5 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Tanizaki, H.

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Tanizaki, T.

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Taraborrelli

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Taub

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tee

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Tehrani

- 7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

Tendler

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Teo

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Terletzki

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Termeer

- 8.4 A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Terrijn

- 13.1 A Fully-Integrated Single-Chip SOC for Bluetooth

Teuben

- 2.4 An Embedded 1.2V-Read Flash Memory Module in a 0.18 μ m Logic Process

Thapar

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Thiel

- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services

Thomson

- 6.2 A Miniature Imaging Module for Mobile Applications

Thrush

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tien

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Tierno

- 12.6 A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Toida

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Tomari

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

Tomishima

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Toujima

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tour

- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories

Townley

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Tracz

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Tran

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Trivedi

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Tryzna

- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tsai, K.

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Tsai, L.

- 20.5 A 1GHz PA-RISC Processor

Tsang

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Tsay

- 8.3 A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply

Tsividis

- 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB peak SNR and 112dB Input Range
- 23.6 A 1.9GHz Si Active LC Filter with On-Chip Automatic Tuning

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Tsui

- 18.4 A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver

Tsuji

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Tsukahara

- 18.3 A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX

Tuttle

- 19.2 A CMOS Direct Access Arrangement using Digital Capacitive Isolation

Tzeng

- 15.4 First-Generation MAJC Dual Microprocessor

Uchikoba

- 24.4 A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Udahl

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Ueda

- 6.4 A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection

Ueno

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Uetani

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Ugajin

- 18.3 A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX

Ukanwa

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Upton

- 20.6 A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

Usui

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Vakilian, K.

- 5.2 Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Vakilian, N.

- 26.1 A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Van Calster

- 16.6 A Versatile Micro-Power High-Voltage Flat Panel Display Driver

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

van Heijningen

- 22.1 Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

Van den Bosch

- 23.5 A 12b 500MSample/s Current-Steering CMOS D/A Converter

van den Homberg

- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

Van der Perre

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Van der Plas

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

van der Werf

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

van Meerbergen

- 12.1 Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Van Steenkiste

- 16.1 A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

Vance

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Vangal

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Vankka

- 22.7 A Multicarrier GMSK Modulator for Base Stations

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Vanwijnsberghe

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Varelas

- 13.4 A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Veenstra

- 12.5 A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications

Venes

- 21.1 A Universal Cable Set-Top Box System on a Chip

Vergara

- 21.5 A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Verghese

- 14.8 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Verhaeghe

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Verhoeven

- 12.7 A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

Verstraeten

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Vertregt

- 8.4 A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²

Vittu

- 6.2 A Miniature Imaging Module for Mobile Applications

Vleugels

- 3.4 A 2.5V Broadband Multi-Bit $\Sigma\Delta$ Modulator with 95dB Dynamic Range

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Vo

- 15.4 First-Generation MAJC Dual Microprocessor

Von Kaenel

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Vu

- 21.1 A Universal Cable Set-Top Box System on a Chip

Wagoner

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Walbert

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Walimbe

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Walden

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Walker, C.

- 21.1 A Universal Cable Set-Top Box System on a Chip

Walker, W.

- 20.2 A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits

Walter

- 22.6 A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Warnock

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Wang, H.

- 23.8 A 50GHz VCO in 0.25 μ m CMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Wang, K.

- 11.1 Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Wang, W.

- 7.2 The Design and Measurement of Molecular Electronic Switches and Memories

Wang, Y.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Ward

- 5.4 A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Warner

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

Washio

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Wasilewski

- 14.6 A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Watanabe, K.

- 5.5 A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Watanabe, N.

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Watanabe, O.

- 26.4 A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer

Watanabe, T.

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Watkins

- 20.4 Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Webb, A.

- 22.5 A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Webb, B.

- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services

Wei, D.

- 12.4 A 300MHz Mixed-Signal FDTS/DFE Disk Read Channel in 0.6 μ m CMOS

Wei, S.

- 19.7 A CMOS Transceiver Analog Front-End for Gigabit Ethernet over CAT-5 Cables

Weinfurtner

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Weiss

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Weitzel

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Weldon

- 10.4 A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Wendel

- 20.1 A 1.8GHz Instruction Window Buffer

Wenske, H.

- 19.1 A 285mW CMOS Single Chip Analog Front End for G.SHDSL

Wenske, J.

- 19.3 A High-Voltage Line Driver for Combind Voice and ADSL Services

Werner, C.

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Werner, J.

- 15.3 A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Weste

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Wicht

- 11.3 SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer

Williams

- 22.4 The Implementation of Two Multiprocessor DSPs: A Design Methodology Case Study

Willis

- 23.1 A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Wilson

- 14.7 A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Woo

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Wood

- 25.5 Multi-GHz Low-Power Low-Skew Rotary Clock Scheme

Woods

- 17.5 Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Wooley

- 3.4 A 2.5V Broadband Multi-Bit $\Sigma\Delta$ Modulator with 95dB Dynamic Range
- 10.2 A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Wordeman

- 24.3 A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Wong

- 4.7 Circuit Design for a 2.2GB/s Memory Interface

Wu, H.

- 26.3 A 19GHz 0.5mW 0.35 μ m CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement

Wu, L.

- 25.3 A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications

Wu, S.

- 13.3 A 2.4GHz CMOS Transceiver for Bluetooth

Wyatt

- 17.1 Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Xanthopoulos

- 25.6 The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor

Xie

- 21.1 A Universal Cable Set-Top Box System on a Chip

Xu

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Yadid-Pecht

- 6.7 Autoscaling CMOS APS with Customized Increase of Dynamic Range

Yahagi

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Yamada, S.

- 24.2 A Multi-Gigabit DRAM Technology with 6F² Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yamada, Y.

- 17.2 Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Yamaga

- 9.5 A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Yamaguchi

- 4.2 A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

Yamaji

- 26.4 A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer

Yamakawa

- 2.7 A 76mm² 8Mb Chain Ferroelectric Memory

Yamamoto

- 12.2 A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yamashita, H.

- 6.5 A 128x128 CMOS Imager with 4x128 Bit-Serial Column-Parallel PE Array

Yamashita, Y.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Yamauchi

- 9.3 One Chip 15frame/s Mega-Pixel Real-time Image Processor

Yamazaki, A.

- 24.6 An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Yamazaki, H.

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Yamazaki, T.

- 2.5 A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yamguchi

- 25.4 A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture

Yan

- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Yang, J.

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Yang, K.

- 4.1 A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS

Yang, Wi.

- 8.5 A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist

Yang, Wo.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yap

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Yasue

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Yeh

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Yeom

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Yeung

- 12.3 A 700Mb/s BiCMOS Read Channel Integrated Circuit

Yonemoto

- 6.4 A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yonezawa

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Yoo, C.

- 4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Yoo, H.

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Yoo, J.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Yoon, C.

- 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yoon, H.

- 24.1 A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Yoshida, A.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Yoshida, K.

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Yoshida, M.

- 21.4 A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting

Yoshida, Y.

- 13.2 A Fully-Integrated CMOS RFIC for Bluetooth Applications

Yoshikawa

- 9.4 A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Yoshimura

- 6.4 A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection

Yoshitake

- 2.2 A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Yu, E.

- 2.3 A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

Yu, P.

- 8.6 A 14b 40MSample/s Pipelined ADC with DFCA

Yukitake

- 9.1 A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Zambare

- 15.4 First-Generation MAJC Dual Microprocessor

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Zarkesh-Ha

- 17.7 Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Zelley

- 26.5 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Zerbe

- 4.5 A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Zhang, J.

- 17.4 Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies

Zhang, Z.

- 18.4 A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Papers by Author

2001
International
Solid-State
Circuits
Conference

Zhao

- 9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Zolfaghari

- 26.6 A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications

Zong

- 15.4 First-Generation MAJC Dual Microprocessor

Zoric

- 15.2 Physical Design of a Fourth-Generation POWER GHz Microprocessor

Zyner

- 21.6 A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

[Main Menu](#)

[Author Index](#)

Click on title for a paper abstract.



Paper Abstracts



K. Enoki

1.1: i-mode: 21st Century Mobile Internet

Kei-ichi Enoki

NTT DoCoMo, Tokyo, Japan

Mobile telephone services in Japan are expanding rapidly. The number of users exceeds 60M, surpassing the number of fixed phone subscribers. In this market, much attention has been focused on “i-mode.” i-mode has commanded an increasing number of subscribers since service began, 2/22/99, reaching 12M subscribers in 18 months. i-mode mobile phones feature browsers that read HTML, and send and receive e-mail or obtain information off of the Web. i-mode offers information on 1,100 portal sites from 600 companies, with contents covering: airline and concert tickets, book and CD sales, downloads of games, animations, and ringer tones, horoscopes, restaurant guides, news and weather forecasts, and banking and trading. There are already >23k independent Web sites accessible by inputting URL address, and >200 search engines. In the future, i-mode will feature Java technology and Secure Socket Layer (SSL) functions, and in the era of IMT2000 (3rd Generation), image transmission will become a reality.

The i-mode will change how things are done and assist in creating new industries, not only in mobile communications, but also in many other businesses. It will be at the core of an IT revolution as a Mobile Internet Platform, and contribute to constructing a more affluent society.

Progress in IC technologies will have a significant effect on i-mode evolution. The key to i-mode evolution is processors that handle audio signals and execute a variety of applications. This paper discusses the current status and future of i-mode services, and IC and other component technologies in the context of these services.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. Cloetens

1.2: Broadband Access: the Last Mile

Leon Cloetens

Alcatel Microelectronics, Zaventem, Belgium

Driven by deregulation, a multitude of new transmission technologies have been deployed and standardized in recent years.

The classical plain old telephony service (POTS) network is reused for DSL applications. Optical fiber is increasingly deployed in new networks, though its cost is still high. Air interface is used in sparsely-populated areas when deployment speed is needed. Although all these media intend to bring broadband to the home, they do it differently, using transmission principles, which affect parameters such as line coding and equalization. They offer different bandwidths (less for twisted pair, highest for optical fiber) and differ in network topology (point-to-point or point-to-multi-point).

Because of complex evolving standards, proposed architectures are at least partly based on programmable platforms consisting of DSPs, standard processors, and control memories. This approach is complemented by downloadable software. Design is dominated by analog aspects. Achieving transmission performance with reasonable power consumption needs to be tackled by new structures for analog drivers, power amplifiers, ADCs, and DACs.

Three families of access technology are discussed: DSL, best-known of the broadband technologies, outpacing the others in deployment speed; wireless in the local loop (WLL) and local multipoint distribution system (LMDS); and point-to-multipoint optical (PON) offering large bandwidth.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Gelsinger

1.3: Microprocessors for the New Millennium – Challenges, Opportunities and New Frontiers

Patrick P. Gelsinger

Intel Corporation, Hillsboro. OR

As designs become more complex, technology scaling more difficult, and power issues more pressing, “business as usual” no longer suffices, if the industry is to continue its long-standing tradition of microprocessor innovation. To provide means for system performance advancements and power management, there must be focus on all aspects of the computing platform – architecture, micro-architecture, bus memory, and I/O performance – much more than in the past.

Multithreading and multi-core computer micro-architectures will increase both general-purpose and networking processor MIPS. Transaction-focused server processors will benefit from large on-die caches. Special-purpose architectures and circuit techniques will be required to deliver performance with higher efficiency. Future microprocessors will evolve as integration of DSP capabilities becomes imperative to enable such applications as media-rich communications, computer vision, and speech recognition. These advances in processing natural data will lead to a change in the computing paradigm from today’s data-based, machine-based computing to tomorrow’s knowledge-based, human-based computing. As the Internet becomes more integral to businesses and consumers, there will be new uses for and users of microprocessors.

All this can be accomplished only with wired and wireless high-bandwidth Internet connectivity, driven by high-performance compute servers to fulfill the demand of computing in the Internet economy. This is computing anytime, anywhere, anyway the user wants it.

[Main Menu](#)

[Paper Index](#)


[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



*View
Movie*



Paper Abstracts



T. Cho

2.1: A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution


Taehee Cho, Young-Taek Lee, Euncheol Kim, Jinwook Lee, Sunmi Choi, Seungjae Lee, Dong-Hwan Kim, Wook-Kee Han, Young-Ho Lim, Jae-Duk Lee, Jung-Dal Choi, Kang-Deog Suh
Samsung Electronics, Kyunggi, Korea

A 1Gb NAND flash memory with 2b per cell uses 0.15 μ m CMOS and achieves simultaneous operation of 4 independent banks with 1.6MB/s program throughput. Fusing enables changing to 512Mb 1b per cell NAND flash memory. Wordline ramping minimizes noise and peak current. Disturb mechanisms and noise related V_{TH} distribution shifts are minimized to improve read margins.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Ishii

2.2: A 126.6mm² AND-Type 512Mb Flash Memory with 1.8V Power Supply

Tatsuya Ishii, Kazuyoshi Oshima, Hiroshi Sato, Satoshi Noda, Jiro Kishimoto, Hiroaki Kotani, Atsushi Nozoe, Kazunori Furusawa¹, Takayuki Yoshitake¹, Masataka Kato¹, Masahito Takahashi¹, Akihiko Sato¹, Shoji Kubono², Kiichi Manita², Kenji Koda³, Takeshi Nakayama³, Akira Hosogane³

Device Development Center

¹Semiconductor & Integrated Circuits, Hitachi Ltd., Tokyo, Japan,

²Hitachi ULSI Systems Corp., Tokyo, Japan, ³Mitsubishi Electric Corp., Hyogo, Japan

A 512Mb AND-type flash memory in 0.18 μ m CMOS achieves 126.6mm² die size, uses a multilevel technique, and adapts to 1.8V operation. In addition, a read-modify-write mode enables programming free from pre-programmed states.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



B. Pathak

2.3: A 1.8V 64Mb 100MHz Flexible Read-While-Write Flash Memory

B. Pathak, A. Cabrera, G. Christensen, A. Darwish, M. Goldman, R. Haque, J. Jorgensen, R. Kajley, T. Ly, F. Marvin, S. Monasa, Q. Nguyen, D. Pierce, A. Sendrowski, I. Sharif, H. Shimoyoshi, A. Smidt, R. Sundaram, M. Taub, W. Tran, R. Trivedi, P. Walimbe, E. Yu

Intel Corporation, Folsom, CA

A flash memory with flexible multi-partition architecture allows programming or erasing in one partition while reading from another partition. The 64Mb memory uses a 0.18 μ m process that has a 0.32 μ m² cell. The device has 18ns asynchronous page mode access and synchronous burst reads up to 100MHz with zero wait state.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Ditewig

2.4: An Embedded 1.2V read Flash Memory Module in a 0.18 μ m Logic Process

Ton Ditewig¹, Roger Cuppens¹, Kuo-Lung Chen², Vincent Frowijn², Frank Jetten², Wim Kalkman², Mickael Malabry², Andre Slenter², Maurits Storms², Naresh Tandan², Stanley Teuben² and José Grácio³

¹ Philips Research Laboratories Eindhoven, The Netherlands

² Philips Semiconductors Eindhoven, The Netherlands


³ Presently at TIM AG, Thalwil, Switzerland

An embedded flash memory module has 1.2V read capability and a 1.5V program/erase capability. The flash cell is 2-transistor FN-NOR in a 0.18 μ m logic process. Design techniques improve observability and reduce test time.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



C. Ohno

2.5: A Highly-Reliable 1T1C 1Mb FRAM with Novel Ferro-Programmable Redundancy Scheme

Chikai Ohno, Hirokazu Yamazaki, Hideaki Suzuki, Eiichi Nagai, Hisashi Miyazawa*, Kaoru Saigoh*, Tatsuya Yamazaki*, Yeonbae Chung**, William Kraus**, Don Verhaeghe**, George Argos**, John Walbert**, Sanjay Mitra**

Fujitsu Limited, Tokyo

*Iwate, Japan, **Ramtron International Corp., Colorado Springs, CO

Two key design techniques improve margins of the 1T1C, 1Mb FeRAM. One is a redundancy scheme utilizing the same ferroelectric capacitor as used in the memory cell, which can be implemented without additional process steps. The other is an externally controllable dummy cell reference that mimics memory cell properties and also finds weak cells prior to repair.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



B. Jeon

2.6: A Nonvolatile Ferroelectric RAM with Common-Plate Folded Bit-line Cell and Enhanced Data Sensing Scheme

Byung-Gil Jeon, Mun-Kyu Choi, Yoonjong Song, Kinam Kim
Samsung Electronics, Kiheung, Korea

A 4Mb 1T1C FeRAM with a common-plate folded bit-line architecture achieves low noise without cell area penalty in nonvolatile ferroelectric RAM. The decoder of common plate scheme reduces area to about 62% that of a conventional separate-plate scheme. The chip area is reduced by 9.2% to 111 mm². The bit-line capacitance imbalance is resolved without speed loss or area penalty.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



D. Takashima

2.7: A 76mm² 8Mb Chain Ferroelectric Memory

Daisaburo Takashima, Yoshiaki Takeuchi, Tadashi Miyakawa, Yasuo Itoh, Ryu Ogiwara, Masahiro Kamoshida, Katsuhiko Hoya, Sumiko Mano Doumae, Tohru Ozaki, Hiroyuki Kanaya, Masami Aoki, Koji Yamakawa, Iwao Kunishima, Yukihiro Oowaki


Semiconductor Company, Toshiba Corp., Yokohama, Japan

An 8Mb chain FeRAM uses 0.25 μ m 2-metal CMOS technology. A one-pitch-shift cell realizes 5.2 μ m² cell area. A chain architecture with a hierarchical wordline scheme gives 76mm² die. Random access time is 40ns, and cycle time is 70ns at 3.0V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Burger

3.1: A 13.5mW, 185MSample/s $\Sigma\Delta$ Modulator for UMTS/GSM Dual-Standard IF Reception

Thomas Burger and Qiuting Huang


Integrated Systems Laboratory, Swiss Federal Institute of Technology (ETH), Zurich, Switzerland

To accommodate drastically different symbol rates, signal bandwidth and SNR requirements between WCDMA and GSM, the IF frequency, sample-rate and converter architecture are optimized for a dual-standard $\Sigma\Delta$ modulator. In the system and circuit design, attention is given to low power consumption to achieve 135mW at 18MSample/s. Measured dynamic range is 53dB for WCDMA and 84dB for GSM.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



O. Oliaei

3.2: A 5mW $\Sigma\Delta$ Modulator with 84dB Dynamic Range for GSM/EDGE

Omid Oliaei, Patrick Clement*, Philippe Gorisse

Motorola SPS, Toulouse, France, *Geneva, Switzerland

A $\Sigma\Delta$ modulator in 0.35 μ m technology for GSM/EDGE applications has 13MHz clock. Frequency is 13MHz. The modulator achieves 84dB dynamic range and 82dB peak SNDR over 180kHz bandwidth. Power dissipation is 5mW from 1.8/2.4V supplies. Active area is 0.4mm².


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. Breems

3.3: A Quadrature Data Dependent DEM Algorithm to Improve Image Rejection of a Complex $\Sigma\Delta$ Modulator

Lucien J. Breems, E. Carel Dijkmans and Johan H. Huijsing¹

Philips Research Laboratories, Eindhoven, The Netherlands


¹Delft University of Technology, Delft, The Netherlands

A data-dependent DEM algorithm is controlled by the quadrature bitstreams of a complex $\Sigma\Delta$ modulator. The quadrature feedback paths of the modulator are dynamically matched, without increasing the in-band noise. Test chips with an initial 20% mismatch have a typical image rejection ratio of 61dB with DEM.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Vleugels

3.4: A 2.5V Broadband Multi-Bit $\Sigma\Delta$ Modulator with 95dB Dynamic Range

Katelijan Vleugels, Shahriar Rabii, Bruce A. Wooley


Center for Integrated Systems, Stanford University, CA

A cascaded multi-bit $\Sigma\Delta$ modulator uses double sampling to achieve a conversion rate of at least 4MSample/s at an oversampling ratio of 16. Partitioned data-weighted averaging extends the dynamic range to 95dB. The circuit, integrated in 0.5 μ m CMOS, dissipates 150mW from a 2.5V supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



V. Cheung

3.5: A 1V 10.7MHz Switched-Opamp Bandpass $\Sigma\Delta$ Modulator Using Double-Sampling Finite-Gain-Compensation Technique

Vincent S. L. Cheung, Howard C. Luong and W. H. Ki


Dept. of EEE, The Hong Kong University of Science and Technology

A 1V 10.7MHz switched-opamp bandpass $\Sigma\Delta$ modulator uses modified double-sampling finite-gain-compensation. In a standard 0.35 μ m CMOS process at 1V supply, the modulator achieves 42.8MHz effective sampling frequency with 42.3dB peak SNDR while dissipating 12mW in 1.3mm² chip area.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Gulati

3.6: A Low-Power Reconfigurable Analog-to-Digital Converter

Kush Gulati and Hae-Seung Lee


Massachusetts Institute of Technology, Cambridge MA

A reconfigurable analog-to-digital converter digitizes signals over a 1Hz -10MHz bandwidth and 6 to 16b resolution with adaptive power consumption. The converter achieves this by reconfiguring between pipeline and $\Delta\Sigma$ architectures and adjusting circuit parameters and bias currents.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



W. Ellersick

4.1: A Serial-Link Transceiver Based on 8GSample/s A/D and D/A Converters in 0.25 μ m CMOS

William Ellersick^{1,3}, Chih-Kong Ken Yang², Vladimir Stojanovic¹, Siamak Modjtahedi², Mark A. Horowitz¹

¹Stanford University, Stanford, CA, ²University of California, Los Angeles, CA, ³Analog Devices, Inc., Wilmington, MA

On-chip VCOs generate 16 clock phases that drive an 8-way interleaved 4b A/D input receiver and an 8-way interleaved 8b D/A transmitter. 4GHz bandwidth is achieved by inductors that distribute the I/O capacitance and a transmit equalizer. Digital calibration adjusts the sample timing to 10ps, the input and output accuracy to <1 LSB and 3 LSBs, respectively.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Tanahashi

4.2: A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication

Toshio Tanahashi, Masakazu Kurisu, Hiroshi Yamaguchi, Takaaki Nedachi, Masahiro Arai, Shiro Tomari, Tsutomu Matsuzaki, Kazuyuki Nakamura, Muneo Fukaishi, Shinzo Naramoto¹, Takanori Sato¹

NEC Corp., Tokyo, Japan, ¹NEC Engineering Ltd.

A 20-data-channel transceiver with a control channel allows uncoded data transfer with 13ns latency. A digital DLL with a ring-interpolator tracks phase with 20ps resolution. A pre-emphasis driver enables 2Gb/s transmission per channel over a 7m cable at 1.5V. The effective full-duplex bandwidth reaches 10GB/s.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Haycock

4.3: 3.2GHz 6.4Gb/s/wire Signaling in 0.18 μ m CMOS

Matthew Haycock, Randy Mooney


Intel Corp., Hillsboro, OR

Simultaneous bidirectional signaling provides 6.4Gb/s/wire with random data on a 22b point-to-point bus over 15cm on a PCB. The signaling rate decreases to 2.4Gb/s/wire over 122cm through 2 connectors. The I/O circuits have closed-loop slew rate control and are part of a 6.6M transistor router component that consumes 21W, packaged in a 31x31mm² OLGA substrate.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Tamura

4.4: 5Gb/s Bidirectional Balanced-Line Link Compliant with Plesiochronous Clocking

Hiroataka Tamura, Masaya Kibune, Yuji Takahashi,
Yoshiyasu Doi, Takuya Chiba¹, Hirohito Higashi, Hideki
Takauchi, Hideki Ishida, Kohtaroh Gotoh


Fujitsu Laboratories LTD., Kawasaki, Japan, ¹Fujitsu Hokkaido Digital
Technology, Hokkaido, Japan

A 6ns-latency 12mW 5Gb/s bidirectional link for short-haul (<5m) balanced lines uses an on-chip switched-capacitor hybrid with echo-canceling capability. The clock-recovery circuit, based on a phase interpolator, makes the link tolerant to a 100ppm difference between the frequencies of the transmit and receive clocks.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Zerbe

4.5: A 2Gb/s/pin 4-PAM Parallel Bus Interface with Transmit Crosstalk Cancellation Equalization and Integrating Receivers

Jared L. Zerbe, Pak S. Chau, Carl W Werner, William F. Stonecypher, H. J. Liaw, Gong Jong Yeh, Timothy P. Thrush, Scott C. Best, Kevin S. Donnelly


Rambus, Mountain View, CA

A 2Gb/s/pin single-ended 4-PAM parallel bus interface uses transmit crosstalk cancellation and equalization techniques as well as integrating data receivers to improve system margin in low-cost packaging despite inherent coupling noise and data distortion.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Kim

4.6: Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM

Jung-Bae Lee, Kyu-hyoun Kim, Changsik Yoo, Sangbo Lee, One-Gyun Na, Chan-Yong Lee, Ho-Young Song, Jong-Soo Lee, Zi-hyoun Lee, Ki-woong Yeom, Hoi-Joo Chung, Il-Won Seo, Moo-Sung Chae, Yun-Ho Choi, Soo-In Cho


DRAM Development Group, Samsung Electronics,
Yongin-City, Kyunggi-Do, Korea

DLL and improved I/O circuits are for 500Mb/s/pin DDR SDRAM. This digitally-controlled DLL has inherent duty cycle correction capability, enabling fast re-locking upon standby-mode exit. Data input circuits, such as internal delay control and digital sense amplifier, reduce setup/hold window to 0.3ns. The output data driver has 62% decreased pattern-dependent skew.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Sidiropoulos

4.7: Circuit Design for a 2.2GB/s Memory Interface

Stefanos Sidiropoulos, Abhijit Abhyankar, Catherin Chen, Ken Chang, Tsu-Ju Chin, Neal Hays, Jun Kim, Ying Li, Grace Tsang, Anthony Wong, Don Stark

Rambus Inc., Mountain View, CA

A 2.2GB/s signaling interface for main memory uses a DLL that allows for in-system timing calibration with 1.4° resolution, and output drivers with limited positive feedback to increase voltage margin. In a $0.25\mu\text{m}$ CMOS process, the prototype chips operate to 2.6GB/s.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Larsson

5.1: An Offset-Cancelled CMOS Clock Recovery/Demux with a Half-Rate Linear Phase Detector for 2.5Gb/s Optical Communication

Patrik Larsson

Bell Labs, Lucent Technologies, Holmdel, NJ

A 2.5Gb/s optical receiver clock-recovery circuit in 0.25 μ m CMOS features 4mV sensitivity and offset cancellation to enable an integrated limiting amplifier. A linear phase detector using a half-rate clock relaxes speed requirements. An active on-chip loop filter capacitor gives <0.1dB jitter peaking.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Momtaz

5.2: Fully-Integrated SONET OC48 Transceiver in Standard CMOS

Afshin Momtaz, Jun Cao, Mario Caresosa, Armond Hairapitian, David Chung, Kambiz Vakilian, Mike Green, Ben Tan, Keh-Chee Jen, Ichiro Fujimori, German Gutierrez, Yijun Cai

Broadcom Corp, Irvine, CA

A fully-integrated transceiver in standard 0.18 μ m CMOS exceeds all SONET OC-48 requirements. The serial interfaces are 2.488 or 2.667Gb/s CML and the parallel ones are 622 or 666Mb/s LVDS. The output clock rms jitter is 1ps and total power consumption including all the input/output interfaces is 500mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Savoj

5.3: A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection

Jafar Savoj, Behzad Razavi


Electrical Engineering Department, University of California, Los Angeles, CA

A 10Gb/s phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a half-rate phase/frequency detector with automatic data retiming. In 0.18 μ m CMOS technology, the circuit exhibits 1.43GHz capture range and 0.8ps rms jitter with length $2^{23}-1$ PRBS. The power dissipation is 91mW from a 1.8V supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Loinaz

5.4: A 10Gb/s 16:1 Multiplexer and 10GHz Clock Synthesizer in 0.25 μ m SiGe BiCMOS

Hong-Ih Cong¹, Shawn M. Logan², Marc J. Loinaz³, Kenneth J. O'Brien⁴, Elizabeth E. Perry⁵, Gary D. Polhemus⁴, John E. Scoggins⁴, Kenneth P. Snowdon⁴, Michael G. Ward⁴


Agere Systems, ¹Murray Hill, NJ, ²North Andover, MA, ³Holmdel, NJ, ⁴South Portland, ME, ⁵Reading, PA

A 10Gb/s 16:1 multiplexer, 10GHz clock generator, and 6 \times 16b input data buffer are integrated in SiGe BiCMOS. The chip exhibits SONET generated jitter of 0.048UI_{pp} with 0.04dB maximum jitter peaking and dissipates 1.6W from 3.3V. The input data buffer accommodates \pm 2.4ns input data phase drift at 622Mb/s.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Ueno

5.5: A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS

Satoshi Ueno, Keiki Watanabe, Takahiro Kato, Takashi Shinohara¹, Kouji Mikami¹, Takashi Hashimoto, Atsushi Takai², Katsuyoshi Washio³, Ryoji Takeyari³, Takashi Harada

Device Development Center, Hitachi, Ltd., Ome, Tokyo, Japan

¹Hitachi ULSI Systems Co., Ltd., Ome, Tokyo, Japan, ²Telecommunication Systems Div., Hitachi, Ltd., Yokohama, Kanagawa, Japan, ³Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo, Japan

A fully-integrated single-chip SiGe SOI/BiCMOS transceiver LSI for 10Gb/s applications combines 4b FIFO, 10GHz PLL, 16:1 MUX, 10Gb/s input data decision circuit, clock and data-recovery circuit, 1:16 DeMUX, data loop back function, and self-testing using $2^{23}-1$ PRBS generator. The die is $5.6 \times 5.3 \text{mm}^2$ and consumes 2.6W from 3.3/2.5V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Reinhold

5.6: 40Gb/s Clock and Data Recovery / 1:4 DEMUX IC in SiGe Technology

Mario Reinhold, Claus Dorschky, Rajasekhar Pullela¹, Eduard Rose, Peter Mayer, Peter Paschke, Yves Baeyens², John-Paul Mattia³, Frank Kunz

Lucent Technologies, Optical Networking Group, Nuremberg, Germany

²Lucent Technologies, Bell Labs, Murray Hill, NJ, ¹now with Gtran Inc., Westlake Village, CA, ³now with BigBear Networks, Sunnyvale, CA

A 40Gb/s clock and data recovery (CDR) IC with 1:4 demultiplexer (DEMUX) is fabricated in a SiGe technology. The architecture provides robust operation combined with a high level of integration, dissipating 4.8W from a 5.5 V supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Kleinfelder

6.1: A 10kframes/s 0.18 μ m CMOS Digital Pixel Sensor with Pixel-Level Memory

Stuart Kleinfelder, SukHwan Lim, Xinqiao Liu, Abbas El Gamal

Stanford University, Stanford CA

A 352x288 pixel CMOS image sensor with pixel-level single-slope ADC and 8b 3T DRAM cells achieves 9.4x9.4 μ m² pixel in standard 0.18 μ m CMOS. Continuous 10kframes/s (1Gpixels/s) 8b per pixel snapshot image acquisition is achieved with 0.1% rms temporal noise and 0.18% rms FPN.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Hurwitz

6.2: A Miniature Imaging Module for Mobile Applications

Jed Hurwitz, Stewart G Smith, Andrew A Murray, Peter B Denyer, Jim Thomson, Stuart Anderson, Ed Duncan, Andrew Kinsey, Brian Paisley, Pierre-Francois Pugibet, Eric Christison, Brian Laffoley, Mark Panaghiston, Stephen Bradshaw, Julien Vittu, Remi Brechignac and Keith M Findlater.

STMicroelectronics, Edinburgh, UK

A miniature mobile imaging module combines a $0.5\mu\text{m}$ CMOS CIF imager with a $0.18\mu\text{m}$ co-processor within a compact lensed package. It provides 15frames/s ITU-Rec.656 data with 50mW consumption. Automatic flicker-detection is one of the features that help the camera function in a mobile application.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



E. Culurciello

6.3: Arbitrated Address Event Representation Digital Image Sensor

Eugenio Culurciello¹, Ralph Etienne-Cummings¹, Kwabena Boahen²

¹Dept. of ECE, Johns Hopkins University, Baltimore, MD 21218,

²Bioengineering Department, University of Pennsylvania, Philadelphia, PA 19104

80x60 (1/8 VGA) address event imager in 0.6 μ m CMOS converts light intensity into a one-bit code (a spike). The read-out of each spike is initiated by the pixel. The dynamic range is 200dB for a pixel and 120dB for the array. It uses 3.4mW at a spike rate of 200kHz. It is capable of 8.3k effective frames/s.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Yoshimura

6.4: A 48kframes/s CMOS Image Sensor for Real-Time 3-D Sensing and Motion Detection

Shinichi Yoshimura, Toshinobu Sugiyama¹, Kazuya Yonemoto², Kazuhiko Ueda³

Sony-Kihara Research Center, Inc., Tokyo, Japan

¹Microsystem Div., Imaging Device Group, SNC, Sony Corp., Kanagawa, Japan, ²DI Div., Personal Video Co., PNC, Sony Corp., Tokyo, Japan


³SDS Lab., INT Labs., Sony Corp., Tokyo, Japan

A CMOS image sensor with 192x124 pixels realizes video-rate range sensing with 500 μ m depth resolution, motion detection, and 12b digital image output. Each pixel consists of four current copier cells as a frame memory block and a chopper comparator. The imager operates at 48kframes/s maximum rate and dissipates 1.6W for range sensing and 2W for digital imaging at 3.3V in a 0.35mm process.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Yamashita

6.5: A 128x128 CMOS Imager with 4x128 Bit-Serial Column-Parallel PE Array

Hirofumi Yamashita, Charles G. Sodini*

Toshiba Corporation, Yokohama, Japan

*Massachusetts Institute of Technology, Cambridge, MA

A 4x128 fine-grained bit-serial processing element array configured with four 1x128 SIMD processors is embedded in 128x128 pixel CMOS imager columns. The prototype imager chip performs ~220operations/pixel at 20MHz clock, which potentially affords pixel-rate color processing for VGA format image.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Y. Muramatsu

6.6: A Signal-Processing CMOS Image Sensor using a Simple Analog Operation

Yoshinori Muramatsu, Susumu Kurosawa, Masayuki Furumiya, Hiroaki Ohkubo, Yasutaka Nakashiba

NEC Corp., Kanagawa, Japan

A high-density CMOS image sensor has a normal mode and three signal-processing function modes: wide dynamic-range mode, motion-detection mode, and edge-extraction mode. Small pixel and real-time operation are achieved by using a 4-transistor pixel scheme and column-parallel on-chip analog operation.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



O. Yadid-Pecht

6.7: Autoscaling CMOS APS with Customized Increase of Dynamic Range

Orly Yadid-Pecht and Alexander Belenky

Electrical and Computer Engineering Department, Ben-Gurion University, Beer-Sheva, Israel

A 64x64 CMOS active pixel sensor uses autoscaling and a floating-point representation to achieve wide dynamic-range linear output. The chip features a new architecture enabling a customized number of additional bits per pixel readout, with minimal effect on the sensor spatial and temporal resolution.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Gardner

7.1: Genetic Applets: Biological Integrated Circuits for Cellular Control

Timothy S. Gardner

Cellicon Biotechnologies, Inc., Boston, MA

Technological advances in the biological sciences, coupled with increasing technical and economic challenges for silicon-based computing, generate interest in biocomputing. A genetic flip-flop and a genetic clock, recently implemented bacterial cells, may form the basic elements of a biochemical integrated circuit that operates in a living cell.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Reed

7.2: The Design and Measurement of Molecular Electronic Switches and Memories

M. A. Reed¹, J. Chen¹, D. W. Price², A. M. Rawlett², J. M. Tour², W. Wang¹

¹Departments of Electrical Engineering, Applied Physics, and Physics, Yale University, New Haven, CT, ²Department of Chemistry and Center for Nanoscale Science and Technology, Rice University, Houston, TX

Molecular-scale devices have recently become possible with self-assembly techniques. Examples of a number of simple molecular devices and circuits include a negative-resistance device that exhibits peak-to-valley ratios exceeding 1000:1 and a molecular memory cell with refresh times exceeding 10 minutes.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Rim

7.3: Strained Si Surface Channel MOSFETS for High-Performance CMOS Technology

Kern (Ken) Rim


IBM T. J. Watson Research Center, Yorktown Heights, NY

Biaxial tension enhances in-plane transport of both electrons and holes in silicon, and can improve the current drive of CMOS devices independent of geometric scaling and electrostatic design. Device performance enhancements and issues to be addressed before the realization of strained Si CMOS technology are discussed.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Tang

7.4: FinFET - A Quasi-Planar Double-Gate MOSFET

Stephen H. Tang, Leland Chang, Nick Lindert, Yang-Kyu Choi, Wen-Chin Lee¹, Xuejue Huang, Vivek Subramanian, Jeffrey Bokor, Tsu-Jae King, Chenming Hu

Dept. of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, ¹Now with Intel Corp., Hillsboro, OR.

The quasi-planar FinFET structure has device characteristics similar to those of the conventional MOSFET. Inserting FinFET into CMOS technology requires no change in circuit architecture or layout/design tools, providing a smooth transition to post-planar CMOS technology. 2D mixed-mode simulations show FinFET circuit performance exceeds that of advanced single-gate MOSFETs.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Ruby

7.5: Ultra-Miniature, High-Q Filters and Duplexers Using FBAR Technology

Richard Ruby, Paul Bradley, John Larson III, Yury Oshmyansky, Domingo Figueredo


Agilent Technologies, Inc., Newark, CA

An ultra-miniature PCS duplexer uses thin-film bulk acoustic resonator technology. FBAR resonators are made using aluminum nitride for piezoelectric material and silicon as substrate. It has better than -52dB rejection of the Rx filter in the Tx band and pass-band insertion losses are on the order of 2dB (Tx) and 3dB (Rx). Performance is comparable to that of much larger ceramic duplexers.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Naji

7.6: A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM

**Peter K. Naji, Mark Durlam, Saied Tehrani, John Calder,
Mark F. DeHerrera**

Motorola Labs, Physical Sciences Research Labs, Chandler, AZ

A 256kb nonvolatile magnetoresistive RAM (MRAM) is based on a memory cell defined by a single transistor (1T) and a single magnetic tunnel junction (MTJ) with read and write cycles $<50\text{ns}$. The memory organization is $16\text{k}\times 16$. Measured read power consumption is 24mW at 3V and 20MHz .

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Choi

8.1: A 6b 1.3GSample/s A/D Converter in 0.35 μ m CMOS

Michael Choi, Asad A. Abidi


Electrical Engineering Department, University of California, Los Angeles, CA

Using array averaging and a wideband track-and-hold, a 6b flash ADC achieves better than 5.5 effective bits for input frequencies to 600MHz at 1GSample/s, and 5 effective bits for 650MHz input at 1.3GSample/s. It consumes 500mW from 3.3V and occupies 0.8mm² in 0.35 μ m CMOS.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



G. Geelen

8.2: A 6b 1.1GSample/s CMOS A/D Converter

Govert Geelen


Philips Semiconductors, Eindhoven, The Netherlands

A 6b flash ADC incorporating an averaging/interpolating technique achieves 1.1GSample/s in 0.35 μ m 3.3V CMOS. Measured ENOB is >5b up to 450MHz input at 900MSample/s. Chip area is 0.35mm² and power consumption is 300mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Y. Park

8.3: A 1.8V 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply

Yong-In Park, S. Karthikeyan, Frank Tsay, Eduardo
Bartolome


Texas Instruments Inc., Dallas, TX

A 100MHz ADC for low-power applications uses a 0.18 μ m digital CMOS process. The design achieves 9.4 ENOB for a 50MHz input at full sampling rate, and consumes a total of 180mW with 2.5mm² core in a single 1.8V power supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. van der Ploeg

8.4: A 2.5V 12b 54MSample/s 0.25 μ m CMOS ADC in 1mm²

**Hendrik van der Ploeg, Gian Hoogzaad, Henk A.H. Termeer,
Maarten Vertregt, Raf L.J. Roovers**


Philips Research Laboratories, Eindhoven, The Netherlands

Background digital offset extraction and analog compensation remove offset of the critical analog components. The calibrated two-step ADC achieves -70dB THD in the Nyquist band with a 2.5V supply. The ADC in 0.25 μ m CMOS measures 1.0mm² and dissipates 295mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



D. Kelly

8.5: A 3V 14b 75MSample/s CMOS ADC with 85dB SFDR at Nyquist

Dan Kelly, Will Yang, Iuri Mehr, Mark Sayuk, Larry Singer

Analog Devices Inc., Wilmington, MA

A 14b multi-bit pipeline ADC achieves 0.6LSB DNL and 2LSB INL without calibration. Typical SNR is 73dB, while SFDR is >85dB for input frequency up to Nyquist. The 7.8mm² ADC in 0.35 μ m double-poly triple-metal process operates with a 2.7V to 3.6V power supply, and consumes 340mW at 3V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Yu

8.6: A 14b 40MSample/s Pipelined ADC with DFCA

Paul C. Yu, Shereef Shehata, Ashutosh Joharapurkar, Pankaj Chugh, Alexander R. Bugeja, Xiaohong Du, Sung-Ung Kwak, Yiannis Papantonopoulos, Turker Kuyel


Texas Instruments, Inc., Dallas, TX

A DAC and feedback capacitor averaging (DFCA) used in a pipelined ADC achieves 84dB SFDR and 74db SNR. External mismatch noise cancellation digitally improves SNR. Excluding output drivers, the 0.6 μ m double-poly BiCMOS ADC dissipates 860mW from 3.3V supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Hashimoto

9.1: A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile

Takashi Hashimoto, Shun-ichi Kuromaru, Masatoshi Matsuo, Yasuo Kohashi, Toshihiro Moriwawa, Ken-ichi Ishida, Satoshi Kajita, Masahiro Ohashi, Masayoshi Toujima, Tsuyoshi Nakamura, Mana Hamada, Tomonori Yonezawa, Takahiro Kondo, Kohkichi Hashimoto, Yuji Sugisawa, Hiroki Otsuki, Miki Arita, Hiromasa Nakajima, Hitoshi Fujimoto, Junji Michiyama, Yasuo Iizuka, Hiroyuki Komori, Shintaro Nakatani¹, Hiroaki Toida¹, Toshiya Takahashi¹, Hiroyuki Ito², Takeshi Yukitake²

Matsushita Electric Industrial Co., Ltd., Fukuoka, Japan, ¹Osaka, Japan, ²Matsushita Communication Industrial Co., Ltd., Kanagawa, Japan

A single-chip MPEG4 video codec LSI with 20Mb embedded DRAM performs a QCIF 15Hz H.263 codec, a Simple at L1 codec, and Core at L1 decoding. It consumes 90mW at 54MHz. This chip integrates a programmable DSP, 8 dedicated hardware engines, and interface units on a 75.68mm² die using 0.18μm 1.8V quad-metal CMOS technology.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



C-W. Yoon

9.2: A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications

Chi-Weon Yoon, Ramchan Woo, Jeonghoon Kook, Se-Joong Lee, Kangmin Lee, Young-Don Bae, In-Cheol Park and Hoi-Jun Yoo


Dept. of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Taejon, Korea

A 84mm² 160mW programmable processor in 0.18μm EML technology consists of 32b RISC with MAC, 20MHz motion compensation accelerator for MPEG-4 at SP, 3D rendering engine with 2.2Mpolygon/s at 20MHz, and 7.125Mb embedded DRAM with single bit-line writing scheme.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Watanabe

9.3: One Chip 15frame/s Mega-Pixel Real-time Image Processor

Hideki Yamauchi, Shigeyuki Okada, Yuh Matsuda, Tsugio Mori, Tsuyoshi Watanabe, Shin'ichiro Okada, Akio Kobayashi, Isao Ogura, Yasoo Harada

Sanyo Electric Co., Ltd., Gifu, Japan

A one-chip 15frame/s mega-pixel real time image processor. for mobile multimedia applications is presented. It contains mega-pixel CCD signal processing, a motion-JPEG/MPEG2 image compression/decompression engine, a RISC-CPU, an NTSC encoder, a SDRAM controller and peripheral interfaces.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Koyama

9.4: A 250MHz Single-Chip Multiprocessor for A/V Signal Processing

Tatsuya Koyama, Eiji Iwata, Hiroshi Yoshikawa, Hirokazu Hanaki, Kouichi Hasegawa, Makoto Aoki, Masahiro Yasue, Thomas Schrobenauser¹, Masatoshi Aikawa, Ichiro Kumata, Hideki Koyanagi


Semiconductor Network Company, Sony Corp., Tokyo, Japan, ¹System-LSI Laboratory, Sony US Research Labs, California, USA

A 250MHz single-chip multiprocessor integrates four CPUs with multimedia extended instructions in 0.25 μ m CMOS and consumes 2.4W at 2.5V. This chip exploits both coarse- and fine-grained parallelism in A/V signal processing and implements various codec standards such as multi-channel MPEG2 (MP at ML) video decoding.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Y. Kondo

9.5: A 4GOPS 3Way-VLIW Image Recognition Processor based on a Configurable Media-Processor

Yoshihisa Kondo, Takashi Miyamori, Tomoko Kitazawa, Satoshi Inoue, Hiroyuki Takano, Isao Katayama, Kunihiko Yahagi, Akihiro Ooue, Takanori Tamai, Kazuyoshi Kohno, Youji Asao, Hiroyuki Fujimura, Hironori Uetani, Youichi Inoue, Shigehiro Asano, Yukimasa Miyamoto, Akira Yamaga, Yoshio Masubuchi, Tohru Furuyama

Toshiba Corp., Kanagawa, Japan

A 4GOPS 3-way VLIW image-recognition processor for an automobile system is based on a configurable media-processor which enables design-time configuration to optimize for a specific application. It uses a 0.25 μ m CMOS process with a standard-cell design method.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Khan

9.6: A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM

Aurangzeb K. Khan⁺, Hidetaka Magoshi^{*}, Tadashi Matsumoto[#], Jun-ichi Fujita^{}, Makoto Furuhashi^{*}, Masatoshi Imai^{**}, Yoshikazu Kurose[#], Morio Sato[#], Katsuhiko Sato[#], Yujiro Yamashita[#], Kinying Kwan⁺, Duc-Ngoc Le⁺, John H. Yu⁺, Trung Nguyen⁺, Steven Yang⁺, Allen Tsou⁺, King Chow⁺, John Shen⁺, Min Li⁺, Jun Li⁺, Hong Zhao⁺, Kenji Yoshida⁺**


⁺ Altius Solutions, Inc., Santa Clara, CA , ^{*} Sony Computer Entertainment Inc., Tokyo, Japan, [#] Sony Corp., Semiconductor Network Co., Tokyo, Japan, ^{**} Sony Kihara Research Center Inc. , Tokyo, Japan

A 150MHz graphics rendering processor with an integrated 256Mb embedded DRAM, delivers a rendering rate of 75M polygons/s. 287.5 M transistors are integrated on a 21.3 x 21.7mm² die in a 0.18 μ m 6-level-metal CMOS process. Several design methodologies are used.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Kuo

10.1: A 1.5W Class-F RF Power Amplifier in 0.2 μ m CMOS Technology

Timothy C. Kuo, Bruce B. Lusignan*

Philips Semiconductors, San Jose, CA, *Stanford University, Stanford, CA

Design considerations for deep-sub-micron RF CMOS power amplifier emphasize high knee voltage design and CMOS breakdown. A square-wave driver takes advantage of CMOS. In 0.2 μ m CMOS, the 1x2mm² PA delivers 1.5W output at 900MHz with 43% PAE from a 3V supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Shirvani

10.2: A CMOS RF Power Amplifier with Parallel Amplification for Efficient Power Control

Alireza Shirvani, David K. Su, Bruce A. Wooley

Center for Integrated Systems, Stanford University, Stanford, CA

A 0.25 μ m CMOS RF power amplifier uses parallel amplification to provide an output power adjustment range of 7mW to 300mW. The 2.37mm² amplifier achieves 49% maximum power-added-efficiency (PAE) and maintains a PAE >43% over 70% of the power range.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



C. Fallesen

10.3: A 1W 0.35 μ m CMOS Power Amplifier for GSM-1800 with 45% PAE

Carsten Fallesen, Per Asbeck


Nokia Denmark A/S, Copenhagen, Denmark

A highly-integrated power amplifier in 0.35 μ m CMOS occupies 1.9mm² and features class AB operation with 31.2dBm output power at 1730MHz, and 45% maximum power added efficiency.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Weldon

10.4: A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers

Jeffrey A. Weldon, Jacques C. Rudell, Li Lin¹, R. Sekhar Narayanaswami, Masanori Otsuka², Sebastien Dedieu³, Luns Tee, King-Chun Tsai, Cheol-Woong Lee, Paul R. Gray


University of California, Berkeley CA, ¹Broadcom, San Jose, CA, ²Hitachi, Tokyo, Japan, ³STMicroelectronics, Grenoble, France

A 1.75GHz transmitter with harmonic and double image reject mixer integrates the full signal path from the DAC to the RF output with two frequency synthesizers in a 0.35 μ m double-poly five-metal CMOS process. The IC consumes 151mA from a 3V supply and achieves 1.3 $^\circ$ rms phase error. Active area is 3x9.9mm².

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Y. Ding

10.5: A +18dBm IIP3 LNA in 0.35 μ m CMOS

Yongwang Ding, Ramesh Harjani


Department of ECE, University of Minnesota, Minneapolis, MN

A feedforward linearization technique for RF CMOS LNAs makes feasible up to 40dB output linearity improvement in current CMOS processes. A high-linearity LNA with +18dBm IIP3 in a 0.35 μ m CMOS process shows little impact on power, noise, and gain.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



F. Martin

10.6: A Wideband 1.3GHz PLL for Transmit Remodulation Suppression

Frederick L. Martin, Ron C. Alford, Jeremy Marks, Gregory S. Raven, Jeffrey Rollman

Motorola, Inc., Plantation, FL

A 1.3GHz 0.5 μ m BiCMOS offset PLL realizes -132dBc/Hz in-band phase noise while reducing re-radiated transmission by 58dB. The circuit operates without an offset signal. Elements include digital phase detector with steering operating to 1.3GHz and digital frequency divider with programmable modulus from 1 to 1.5 in steps of 0.03125. Current is 10mA from 2.7V. Die is 1.2mm².


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Osada

11.1: Universal-Vdd 0.65-2.0V 32kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographically-Symmetric Cell

Kenichi Osada, Jin-Uk Shin*, Masood Khan*, Yu-de Liou*, Karl Wang*, Kenichi Shoji, Kenichi Kuroda**, Shuji Ikeda**, and Koichiro Ishibashi**

Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo, Japan,

*Hitachi Semiconductor America Inc., San Jose, CA, USA

**Semiconductor & Integrated Circuits Group, Hitachi, Ltd., Tokyo, Japan

This 32kB cache design operates from 120MHz at 1.7mW and 0.65V to 1.04GHz at 530mW and 2.0V with a single internal supply using 0.18 μ m CMOS technology. The wide voltage operating range is achieved using a voltage-adapted timing-generation scheme with plural dummy cells and a lithographically-symmetric cell (LS-cell).

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Mattausch

11.2: An Architecture for Compact Associative Memories with deca-ns Nearest-Match Capability up to Large Distances

Hans Jürgen Mattausch, Takayuki Gyohten, Yoshihiro Soda, Tetsushi Koide¹

Hiroshima University, Higashi-Hiroshima, Japan, ¹The University of Tokyo, Tokyo, Japan

Associative-memory architecture for Hamming-distance search, compact implementation, and short nearest-matches times up to large distances are proposed. The main ideas are fast analog word comparison and self-adaptive winner-line-up amplification. An implementation in a 0.6 μ m 2-poly 3-metal CMOS technology with 32 rows and 128 columns verifies the key concepts. Search time is <38ns.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



B. Wicht

11.3: SRAM Current-Sense Amplifier with Fully-Compensated Bit Line Multiplexer

Bernhard Wicht, Doris Schmitt-Landsiedel, Steffen Paul¹, Anthony Sanders¹


Technical University of Munich, Germany, ¹Infineon Technologies AG, Munich, Germany

A current-sense amplifier that fully compensates the bit line multiplexer based on an improved feedback structure is implemented in a 512x24b 1.8V SRAM macro in 0.18 μ m CMOS. 0.5ns reduction of read access time is measured with 0.4% additional area.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Kanda

11.4: Abnormal Leakage Suppression (ALS) Scheme for Low-Standby-Current SRAMs

Kouichi Kanda, Nguyen Duc Minh¹, Hiroshi Kawaguchi and
Takayasu Sakurai


University of Tokyo, Tokyo, Japan, ¹Toshiba Corporation, Japan

Abnormal leakage suppression (ALS) repairs standby current errors in SRAMs. By introducing leakage sensors, shift registers and fuses, ALS senses $1\mu\text{A}$ abnormal leakage, isolates the memory cell from VDD lines and thus suppresses abnormal leakage current. A 64kb test SRAM demonstrates effectiveness. Area overhead is 7%.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Hill

11.5: A 900MHz 2.25MB Cache with On-Chip CPU - Now In Cu SOI

J. Michael Hill, Jonathan Lachman


Hewlett-Packard Company, Fort Collins, CO

The 500MHz 1.5MB cache with 50% increased bit count is ported from a 0.25 μ m bulk technology to a 0.18 μ m SOI process with local interconnect. The SOI technology used presented significant design challenges to match the 80% frequency increase expected for the CPU.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Bekooij

12.1: Power-Efficient Application-Specific VLIW Processor for Turbo Decoding

Marco Bekooij, John Dielissen, Françoise Harmsze, Sergej Sawitzki, Jos Huisken, Albert van der Werf, Jef van Meerbergen

Philips Research, Eindhoven, The Netherlands

A method permits coprocessors to be embedded inside a programmable VLIW processor. Synchronization of the coprocessors and the VLIW processor is determined at compile-time by the VLIW scheduler. The implementation of a power-efficient turbo decoder demonstrates effectiveness of this method.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Gotoh

12.2: A Mixed-Signal 0.18 μ m CMOS SOC for DVD Systems with 432MSample/s PRML Read Channel and 16Mb Embedded DRAM

Shin-ichi Gotoh, Toshihiko Takahashi, Kozo Irie, Kazuya Ohshima, Nobuhiro Mimura, Kazutoshi Aida, Toshinori Maeda, Takashi Yamamoto, Koji Sushihara, Yoichi Okamoto, Yasuhiro Tai, Takeshi Nakajima, Makoto Usui, Takahiro Ochi, Katsuhiko Komichi, Akira Matsuzawa


Matsushita Electric Industrial Co. Ltd., Osaka, Japan

A single-chip CMOS mixed-signal LSI for DVD systems contains 32b RISC CPU, formatter, servo DSP, 16Mb DRAM, an ECC, ATA I/F, and digital read channel with 7b flash ADC. The chip in 0.18 μ m embedded DRAM process contains 24M transistors in a 144mm² die. The data rate is 432MSample/s with 1.2W power consumption.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Chern

12.3: A 700Mb/s BiCMOS Read Channel Integrated Circuit

Shirish Altekar, Harry Chan, Jenn-Gang Chern, Richard Contreras, Leo Fang, Hairong Gao, Ralph Gee, Peter Ha, Kenny Hsieh, Yenyu Hsieh, David Hsu, Xi Huang, Howard Kim, Hiroshi Kimura, Paul Lai, Ishtiaque Mohammed, Larry Moser, Shih-Ming Shih, Mitsutoshi Sugawara¹, Yoshiyuki Tamura¹, Hemant Thapar, Yong Wang, Danfeng Xu, Jiazhi Yang, Alfred Yeung

LSI Logic, San Jose, CA, ¹NEC Electronics, Inc., Santa Clara, CA

A read channel IC achieves >1.5 dB SNR improvement over a 32/34 rate EPRML read channel at 2.8 user bit density. The $0.18\mu\text{m}$ BiCMOS chip operates up to 700Mb/s with 1.8W read mode power using 3.3V analog and 1.8V digital power supplies. The die area is 9.64mm^2 .


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



D. Wei

12.4: A 300MHz Mixed-Signal FDTs/DFE Disk Read Channel in 0.6 μ m CMOS

Derrick Chunkai Wei¹, Daniel Q. Sun and Asad A. Abidi

Integrated Circuits & Systems Laboratory, University of California, Los Angeles, CA, ¹currently with Silicon Laboratories Inc., Austin, TX

A 300MHz mostly-analog DFE detector IC performs clock recovery and depth-of-two tree-search detection on equalized EPR4 waveforms. With MTR-coding, the detector is an analog DFE with digital error-correction logic to boost performance. At user density 3.0, performance exceeds that of an EPR4/VA channel. It consumes 530mW from 3V, and occupies 3.34mm² active area.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Veenstra

12.5: A 1Gb/s Read/Write-Preamplifier for Hard-Disk-Drive Applications

Hugo Veenstra, Jan Mulder¹, Luan Le², Giuseppe Grillo

Philips Research, Eindhoven, The Netherlands

¹ Formerly with Philips Research, now with Broadcom, Bunnik, The Netherlands., ² Philips Semiconductors, Caen, France.

The 6-channel read/write preamplifier IC supports data rates up to 1Gb/s. The bandwidth of the reader exceeds 630MHz. The input-referred noise is $< 0.6\text{nV}/\sqrt{\text{Hz}}$. The rise time of the writer is 0.3ns at 5mA output current. Impedance matching is employed at all high-frequency in/outputs. This IC uses $0.6\mu\text{m}$ CBiCMOS technology and occupies 16 mm^2 .

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Rylov

12.6: A 2.3GSample/s 10-tap Digital FIR Filter for Magnetic Recording Read Channels

Sergey Rylov, Alexander Rylyakov, Jose Tierno, Michael Immediato, Michael Beakes, Mohit Kapur, Paul Ampadu¹, and Dale Pearson

IBM T.J. Watson Research Center, Yorktown Heights, NY,
¹Cornell University, Ithaca, NY

A 6b 10tap 2.3GSample/s distributed-arithmetic digital FIR filter uses footless dynamic logic with delayed reset for precharge. The 0.5mm² filter, fabricated in 0.18μm CMOS, is operational from 1V to 2V power supply. At 2.3GSample/s, the power is 680mW, and at 1GSample/s the power is 120mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. van den Homberg

12.7: A 16b Accurate CMOS Laser Driver IC with 500mA Output Current and 1.5ns Rise Time

John van den Homberg¹, Andre Immink¹, Jamie McCormack², Andre Slenter³, Jan Noot², Mischa Tryzna⁴, Henri Verhoeven⁴

¹Philips Research Laboratories, Eindhoven, The Netherlands

²Philips Optical Storage, Eindhoven, The Netherlands, ³Philips Semiconductors, Eindhoven, The Netherlands, ⁴Philips Consumer Electronics, Eindhoven, The Netherlands

A CMOS laser driver IC combines two 500MHz 250mA driver DACs with on-board digital write strategy generator and PLL to achieve 2ns timing resolution. An embedded laser power control algorithm with analog monitor diode pre-processing compensates for laser temperature variations and aging.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



F. Op 't Eynde

13.1: A Fully-Integrated Single-Chip SOC for Bluetooth

Frank Op't Eynde¹, Jean-Jacques Schmit¹, Vincent Charlier¹, Rudolph Alexandre¹, Charles Sturman², Kevin Coffin¹, Bruno Mollekens¹, Jan Craninckx¹, Steven Terrijn¹, Andrea Monterastelli¹, Sofie Beerens¹, Paul Goetschalckx¹, Mark Ingels¹, Dieter Joos¹, Selim Guncer³, Ared Pontioglu³


¹Alcatel Microelectronics, Zaventem, Belgium, ²TTP Communications, Melbourne, UK, ³Alcatel Microelectronics Teletas, Istanbul, Turkey

A 0.25 μ m CMOS IC contains all analog and digital electronics required for a point-to-multipoint Bluetooth node. The circuit includes RF front-end and digital baseband processor, microprocessor and flash memory with software stack. The 41mm² die has 15dB noise figure and 2dBm maximum transmitter output, and consumes 125mW at 2.5V during receive.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Ajikuttira

13.2: A Fully-Integrated CMOS RFIC for Bluetooth Applications

Aruna Ajikuttira, Chester Leung, Ee-Sze Khoo, Mark Choke, Rajinder Singh, Tian-Hwee Teo¹, Ban-Chuan Cheong¹, Jin-Hui See¹, Hwa-Seng Yap¹, Poh-Boon Leong¹, Choon-Tiong Law¹, Masaaki Itoh¹, Akira Yoshida², Yoshikazu Yoshida², Atushi Tamura² and Hiroshi Nakamura².


Institute of Microelectronics (IME), Singapore; ¹Oki Techno Center, Singapore (OTCS); ²Oki Electric Industry, Hachioji, Tokyo, Japan.

A 4.5x4mm² single-chip Bluetooth RF transceiver in a 0.35 μ m standard CMOS technology with minimal external components operates from a 3V supply. The low-IF receiver achieves -77dBm sensitivity for 0.1%BER and -17dBm IIP3. The direct up-conversion transmitter has 0dBm nominal output power.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Darabi

13.3: A 2.4GHz CMOS Transceiver for Bluetooth

H. Darabi, S. Khorram, E. Chien, M. Pan, S. Wu, S. Moloudi,
J. C. Leete, J. J. Rael, M. Syed, R. Lee, B. Ibrahim, M.
Rofougaran, A. Rofougaran

Broadcom Corp., El Segundo, CA

A fully-integrated CMOS transceiver tuned to 2.4GHz consumes 46mA in receive mode and 47mA in transmit mode from a 2.7V supply. The receiver has -80dBm sensitivity at 0.1% BER, and -7dBm IIP3. The transmitter delivers a GFSK modulated spectrum at 5dBm output power.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



N. Filiol

13.4: A 22mW Bluetooth Transceiver with Direct RF Modulation and On-chip IF Filters

Norm Filiol, Neil Birkett, James Cherry, Florinel Balteanu, Christian Cojocaru, Ardeshir Namdar, Tolga Pamir, Kashif Sheikh, Gilles Glandon, Daniel Payer, Ashok Swaminathan, Robert Forbes, Thomas Riley¹, S.M. Alinoor, Edward Macrobbe, Mark Cloutier, Spyros Pipilos², Theo Varelas²

Conexant Systems Inc., Ottawa, Canada, ¹University of Oulu, Oulu, Finland, ²Theta Microelectronics, Athens, Greece

A +2dBm Bluetooth transceiver in 0.5 μ m SiGe BiCMOS consumes 22mW at 2V. The transmitter uses a $\Delta\Sigma$ synthesizer and on-chip VCO to directly modulate the carrier and settles to 30ppm within 180 μ s. The single low-IF I/Q receiver uses a 7th-order complex IF filter with tuning, distributed AGC and digital PLL demodulation.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Stroet

13.5: A Zero-IF Single-Chip Transceiver for up to 22Mb/s QPSK IEEE802.11b Wireless LAN

Peter M. Stroet, Rishi Mohindra, Steffen Hahn, Axel Schuur, Emmanuel Riou

Philips Semiconductors, Sunnyvale, CA

A zero-IF 2.4GHz 22Mb/s IEEE802.11b transceiver including LNA, mixers, on-chip channel filtering, fully-integrated VCO, AGC, RSSI and synthesizer is realized in a 0.5 μ m BiCMOS process. The receiver has 5.4dB NF, -4dBm IIP3, and dissipates <300mW. It delivers either 0 or 5dBm, and consumes <370mW at 3V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Komurasaki

13.6: A Single-Chip 2.4GHz RF Transceiver LSI with a Wide-Range FV Conversion Demodulator

Hiroshi Komurasaki, Hisayasu Sato, Masayoshi Ono, Takeo Ebana¹, Harunobu Takeda¹, Kohji Takahashi¹, Yutaka Hayashi, Tetsuya Iga, Kohichi Hasegawa, Takahiro Miki


Mitsubishi Electric Corp., Itami, Hyogo, Japan, ¹Mitsubishi Electric Engineering Company Limited, Sagamihara, Kanagawa, Japan

A single-chip RF transceiver LSI for 2.4GHz-band GFSK applications uses a 0.5 μ m BiCMOS which provides 23GHz f_T . The transceiver consumes 34.4mA in TX mode (PA, PLL) and 44.0mA in RX mode (LNA, IR mixer, filters, limiter, RSSI, demodulator, PLL). It has a linear FV conversion demodulator with wide input-frequency range.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Samavati

13.7: A Fully-Integrated 5GHz CMOS Wireless-LAN Receiver

Hirad Samavati, Hamid R. Rategh, Thomas H. Lee
Stanford University, Stanford, CA

A fully-integrated 5GHz wireless LAN receiver in 0.24 μ m CMOS consumes 59mW and occupies 4mm² die space. The overall image rejection is 53dB and the noise figure is 7.2dB. IIP3 is -7dBm and LO leakage to the RF port is -87dBm. The synthesized LO phase noise is -134dBc/Hz at 22MHz and all spurs are below -70dBc.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Y. Moon

14.1: A 0.6 - 2.5GBaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery

Yongsam Moon, Deog-Kyoon Jeong, and Gijung Ahn*

Seoul National University, Seoul, Korea, *Silicon Image, Sunnyvale, CA, U.S.A.

Tracked 3x oversampling with dead-zone phase detection is used in a receiver for robust clock/data recovery in the presence of excessive jitter and ISI. The transceiver, in 0.25 μ m CMOS, operates at 2.5GBaud over 10m 150 Ω STP cable and at 1.25GBaud over 25m with $<10^{-13}$ BER.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Anand

14.2: A 2.75Gb/s CMOS Clock-Recovery Circuit with Broad Capture Range

Seema Butala Anand, Behzad Razavi


University of California, Los Angeles

A dual-loop PLL clock-recovery circuit uses a digital search algorithm to increase capture range with no external reference. A $0.25\mu\text{m}$ CMOS circuit has 350MHz capture range around 2.7GHz, and 5.1ps rms jitter consuming 50mW from 2.7V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Nagahori

14.3: Si Bipolar Laser Driver/Receiver Chip Set for 4-Channel 5Gb/s Parallel Optical Interconnection

Takeshi Nagahori, Kazunori Miyoshi, Yukio Aizawa, Yuki
Kusachi, Yasuaki Nukada, Nobuharu Kami


NEC Corp., Kawasaki, Japan

A chip set of a 4-channel 5Gb/s laser driver and a receiver uses an electro-optical mixed design with an array of laser diodes. It realizes a parallel optical transceiver module with 20Gb/s throughput. Optical waveform is not required. Power consumption is 1.3W.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Phang

14.4: A 1V 1mW CMOS Front-End with On-chip Dynamic Gate Biasing for a 75Mb/s Optical Receiver

Khoman Phang, David A. Johns


Univ. of Toronto, Toronto, Ontario, Canada

An optical receiver front-end consisting of a transimpedance amplifier and two post amplifiers consumes 1mW from a 1V supply and provides 210k Ω transimpedance gain at 75Mb/s. A test chip in standard 0.35 μ m CMOS without low-threshold devices incorporates a charge pump for the biasing and tuning of MOS resistors.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Tanabe

14.5: A Redundant Multi-Valued Logic for 10Gb/s CMOS Demultiplexer IC

Akira Tanabe, Yasushi Nakahara, Akio Furukawa, Tohru Mogami


NEC Corporation, Sagamihara, Kanagawa, Japan

A redundant multi-valued logic is used in >Gb/s communication IC applications. Using this logic, a quadruple data rate demultiplexer (serial-parallel converter) IC in 0.18 μ m CMOS achieves 10Gb/s operation with 1.3V supply and 38mW consumption.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Brizio

14.6: A Chipset for Scalable QoS-Preserving Protocol-Independent Packet Switch Fabrics

Fabio Chiussi, Umesh Bakhrui, Alberto Brizio, Garry Gu, Nasser Idreene, Khurram Kazi, Tao Li, John Leshchuk, Paul Moran, Declan Quinn, Alan Reynolds, Sheng Shen, Declan Staunton, Mohammad Syed, Thomas Wasilewski

Bell Labs, Lucent Technologies, Holmdel, NJ

The protocol independent switch fabric 128Gb/s provides per-flow quality of service (QoS) in the next-generation Internet. The VLSI challenges stem from the large number of QoS channels to be managed, the sophisticated scheduling algorithm used, and the need to relax chip synchronization requirements in systems.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Wilson

14.7: A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes

Raj Nair, Nitin Y Borkar, Chris S. Browning, Gregory E Dermer, Vasantha Erraguntla, Venkatesh Govindarajulu, Amaresh Pangal, James D. Prijic, Linda Rankin, Erik Seligman, Sriram Vangal, Howard A. Wilson

Microprocessor Research Labs, Intel Corp., Hillsboro, OR, USA

A 28.5GB/s data router enables a terabits/s bandwidth network. The 6.6M transistor 0.18 μ m 1.3V 15W CMOS LSI has three clocking domains that synchronize data through four 1.06GB/s links, a 6-port crossbar, and five point-to-point links of 4.75GB/s data throughput each. Test data rates are up to 6.4Gb/s per wire.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



V. Pathak

14.8: 40Gb/s ASIC Switch Design Using Low-Jitter Clock Recovery

Vijay Pathak, Ching-Hao Shaw, Brad Vance, Srinath Devalapalli, Pat Smith, Andrea Bonelli¹, Jerome Ribo¹, Olivier Bonte¹, Francois Bauduin¹, Benoit Roderer¹, Manoj Verghese², Ian Grant², Harvey Mah², Carolyn Kean², Patrick Begin²

Texas Instruments, Dallas, TX, ¹Nice, France, ²Nortel Networks, Ottawa, Ontario, Canada

A 32x32 switch ASIC has 40Gb/s aggregate throughput. The switch fabric is realized in three stages using full-custom clock recovery and transmit ports at 1.25Gb/s. 18 ASICs fabricated in 0.18 μ m CMOS technology and packaged in 352-pin flip-chip BGA dissipate 160W.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. Clark

15.1: A Scalable Performance 32b Microprocessor

Lawrence T. Clark, Eric Hoffman, Mark Schaecher, Manish Biyani, Dave Roberts, Yuyun Liao

Intel, Corp., Chandler, AZ

A RISC microprocessor core in a six-layer metal 0.18 μ m CMOS process implements the ARM™ V.5TE instruction set. The microprocessor core is 16.77mm² and dissipates 450mW at 1.3V, 600MHz, scaling between 55mW, 0.7V and 200MHz, and 1.55W at 1.65V and 800MHz.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Petrovich

15.2: Physical Design of a Fourth-Generation POWER GHz Microprocessor

Carl J. Anderson, John Petrovick, John M. Keaty, James Warnock, Gary Nussbaum, Joel M. Tendler, Criag Carter, Sam Chu, Joachim Clabes, Jack DiLullo, Peter Dudley, Paul Harvey, Byron Krauter, John LeBlanc, Pong-Fei Lu, Bradley McCredie, Gerald Plum, Phillip J. Restle, Steve Runyon, Michael Scheuermann, Steve Schmidt, James Wagoner, Rick Weiss, Steve Weitzel, Brian Zoric


IBM Corp., Austin, TX

The 4th-generation POWER processor chip contains 170M transistors and includes 2 microprocessor cores, shared L2, directory for an off-chip L3, and all logic needed to interconnect multiple chips to form an SMP. It is implemented in a 0.18 μ m SOI technology, with 7 layers of Cu interconnect, and functions in systems at 1.1 GHz, and dissipates 115W at 1.5V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Y. Ho

15.3: A Process-Portable 64b Embedded Microprocessor with Graphics Extension and a 3.6GB/s Interface

Ying-wai Ho, Inder Bhasin, Tom Chiu, Per Forssell, Vincent Von Kaenel, James Jiang, John Kelley, Devon Matthews, Quaid Nasir, Ketan Patel, Victor Peng, Vidya Rajagopalan, Jim Reaves, Uttam Saha, George Tien, Kent Townley, Maria Ukanwa, Jeffrey Werner

MIPS Technologies Inc. Mountain View, CA

A custom yet process-portable dual-issue 64b embedded microprocessor implements the MIPS64™ architecture with 3D graphics geometry processing extensions and a 3.6GB/s interface. In a 0.18 μ m 6 layer metal process, the 34mm² processor is expected to function up to 600MHz, and dissipate 2W at 1.5V and 500MHz.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Kowalczyk

15.4: First-Generation MAJC Dual Microprocessor

Andre Kowalczyk, Victor Adler, Chaim Amir, Frank Chiu, Choon Chng, Willem De Lange, Scott Dubler, Yuefei Ge, Subhendra Ghosh, Tan Hoang, Ray Hu, Baoqing Huang, Shree Kant, YS Kao, Cong Khieu, Suresh Kumar, Chung Lau, Lan Lee, Avi Liebermensch, Xin Liu, Naveen Malur, Hiep Ngo, Sung-Hun Oh, Ioannis Orginos, David Pini, Lorraine Shih, Balmiki Sur, Allan Tzeng, Dan Vo, Sanjay Zambare, Jin Zong

Sun Microsystems, Inc., Palo Alto, CA

The MAJC 5200 is a dual 32b microprocessor system-on-a-chip, utilizing 0.22 μ m CMOS with all-Cu interconnect. Two CPUs, delivering 6GFLOPS and 13GOPS at 500MHz, are tightly coupled through a shared, coherent, 4-way set associative 16kB data cache, and an on-chip 4GB/s switch. Each CPU is a 4-issue VLIW engine.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



B. Curran

15.5: A 1.1GHz First 64b Generation S/390 Microprocessor

Brian Curran, Peter Camporese, Sean Carey, Yuen Chan, Yiu-Hing Chan, Rainer Clemen¹, Rocco Crea, Dale Hoffman, Tim Koprowski, Mark Mayo, Tom McPherson, Greg Northrop², Leon Sigal², Howard Smith, Frank Tanzi, Patrick Williams


IBM Server Development, Poughkeepsie NY, ¹IBM Server Development, Boeblingen, Germany, ²IBM Research Division, T.J. Watson Research Center, Yorktown Heights, NY

The first 64b S/390 microprocessor implemented in a 0.18 μ m, 7-level copper interconnect bulk CMOS process, runs operating system and applications at 1.1GHz. The frequency is achieved with interconnect width and repeater optimization, selective use of low-Vt devices, tapered library gates, and improved synthesis and circuit tuning algorithms.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Jain

15.6: A 1.2GHz Alpha Microprocessor with 44.8GB/s Chip Pin Bandwidth

A. Jain, W. Anderson, T. Benninghoff, D. Bertucci, M. Braganza, J. Burnette, T. Chang, J. Eble, R. Faber, D. Gowda, J. Grodstein, G. Hess, J. Kowaleski, A. Kumar, B. Miller, R. Mueller, P. Paul, J. Pickholtz, S. Russell, M. Shen, T. Truex, A. Vardharajan, D. Xanthopoulos, T. Zou

Compaq Computer Corp., Shrewsbury, MA

A 4th-generation Alpha microprocessor running at 1.2GHz delivers up to 44.8GB/s chip pin bandwidth and dissipates 125W at 1.5V. It contains a 1.75MB 2nd level write-back-cache, two memory controllers supporting 8 Rambus™ channels running at 800Mb/s, four 6.4GB/s inter-processor communication ports, and a separate IO port capable of 6.4GB/s. The chip measures 21.1x18.8mm² and contains 130M transistors.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



E. Lauwers

16.1: A CMOS Multi-Parameter Biochemical Microsensor with Temperature Control and Signal Interfacing

Erik Y. Lauwers, Jan Suls, Geert Van der Plas, Erik Peeters, Walter Gumbrecht¹, David Maes², Filip Van Steenkiste², Georges G. Gielen, Willy M. Sansen

Katholieke Universiteit Leuven, Leuven, Belgium, ¹Siemens AG, Erlangen, Germany, ²Imec, Heverlee, Belgium

A fully-integrated microsensor chip allows continuous monitoring of concentrations of blood gases (pH, pO₂, pCO₂), ions, and biomolecules, and a conductometric measurement. The chip monitors 7 different chemical properties and includes temperature control and an EPROM. It occupies 25.7mm² in a standard 1.2µm CMOS process including chemical sensor postprocessing.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



C. Hagleitner

16.2: A Single-Chip CMOS Resonant Beam Gas Sensor

Christoph Hagleitner, Dirk Lange, Oliver Brand, Andreas Hierlemann, Henry Baltes

Physical Electronics Laboratory, ETH Zurich, Zurich, Switzerland

A micromachined resonant beam gas sensor for detection of organic volatiles is monolithically integrated with thermal actuators, piezoresistive read out, and circuitry for self-excitation and fabricated in standard CMOS technology. Mass load due to analyte absorption in a sensitive coating changes beam resonance frequency. The limit of detection is 1ppm for toluene.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Frounchi

16.3: Integrated Hall Sensor Array Microsystem

Javad Frounchi, Michel Demierre, Zoran Randjelovic, Rade S. Popovic


Swiss Federal Institute of Technology, Lausanne, Switzerland

A CMOS microsystem consists of an array of miniature integrated Hall sensors and dynamic offset cancellation interface electronics. It has 86V/Tesla magnetic sensitivity, 160 μ Tesla magnetic offset field, and 0.8 μ Tesla/ $\sqrt{\text{Hz}}$ noise density while consuming 2.3mA from a single 5V supply. It measures the earth magnetic field with 5% precision.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Hashido

16.4: A Capacitive Fingerprint Sensor with Low-Temperature Poly-Si TFTs

R. Hashido, A. Suzuki, A. Iwata, T. Ogawa, T. Okamoto, Y. Satoh, M. Inoue

Advanced Technology R&D Center, Mitsubishi Electric Corp., Hyogo, Japan

A capacitive fingerprint sensor using low-temperature poly-Si TFTs succeeds in fingerprint certification. The array area is $19.2 \times 15 \text{ mm}^2$. Resolution is 423dpi (60 μm pitch) using a structure with only one transistor and one sensor plate.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Jeremias

16.5: A CMOS Photosensor Array for 3D Imaging Using Pulsed Laser

**Ralf Jeremias, Werner Brockherde, Guenter Doemens¹,
Bedrich Hosticka, Ludwig Listl¹, Peter Mengel¹**


Fraunhofer Institute of Microelectronic Circuits and Systems, Duisburg,
Germany, ¹ Siemens AG, Munich, Germany

A 32x2 pixel optical time of flight range sensor in standard 0.5 μ m CMOS acquires up to 20k 3D-images/s combines CDS, S&H, multiple double short time integration, a high-speed synchronous shutter, and a phase synchronizer enabling exposures <30ns with <5.2W/m² NEP. The 42mm² chip dissipates 330mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Doutreloigne

16.6: A Versatile Micro-Power High-Voltage Flat Panel Display Driver

Jan Doutreloigne, Herbert De Smet, André Van Calster


University of Gent, ELIS-TFCG/IMEC, Belgium

A 0.7 μ m CMOS I²T technology display-driver chip with 100V driving capability and an internal power consumption of 1 μ W to 2 μ W per driver output is presented. These features together with its multi-functionality make this driver chip suited for a variety of flat-panel displays, especially in battery-powered applications.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



V. Brajovic

16.7: 100frames/s CMOS Range Image Sensor

Vladimir Brajovic, Kenichi Mori, Nebojsa Jankovic


The Robotics Institute, Carnegie Mellon University, Pittsburgh, PA

A row-parallel CMOS sensor for triangulation-based range imaging includes embedded winner-take-all circuits for detecting location of the brightest spot in each row. The brightest spot originates from a planar light continuously sweeping across a scene. The sensor delivers more than 100 range maps per second.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. McIlrath

17.1: Three-Dimensional Integrated Circuits for Low-Power High-Bandwidth Systems on a Chip

J. Burns¹, L. McIlrath², C. Keast¹, C. Lewis², A. Loomis¹,
K. Warner¹, P. Wyatt¹

¹Lincoln Laboratory, MIT, Lexington, MA, ²3D-IC, Lexington, MA

A 3D integration technology stacks two silicon circuit layers and connects them through unrestricted placement of 6 μ m square vias up to 7.5 μ m deep. A back-illuminated 64x64 active pixel sensor with fully-parallel A/D conversion is reported.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Koyanagi

17.2: Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology

Mitsumasa Koyanagi, Yoshihiro Nakagawa, Kang-Wook Lee¹, Tomonori Nakamura, Yuusuke Yamada, Kiyoshi Inamura, Ki-tae Park, Hiroyuki Kurino

Department of Machine Intelligence and Systems Engineering, Tohoku University, Sendai, Japan, ¹Japan Science and Technology Corp. (CREST)

A 3D micro-system mimics the human retina and visual cortex. The system uses 2.5 μ m square, 30 μ m deep vias to connect a photodiode array layer to a CMOS circuit layer below.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Pierce

17.3: 3-D Assembly Interposer Technology for Next-Generation Integrated Systems

Kenji Ohsawa, Hiroshi Odaira, Masayuki Ohsawa, Shigeo Hirade, Tomoo Iijima, Stephen G. Pierce

North Corp., Tokyo, Japan

An interposer structure and manufacturing technique provides ultra-thin packages. The goal is a wiring layer characterized by one-fourth the thickness and five times the wiring density of conventional methods. It comprises a low-cost multi-layer copper wiring process, and enhanced speed through formation of a low dielectric constant material.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Long

17.4: Millimeter-Wave Characteristics of SiGe Heterojunction Bipolar Transistors and Monolithic Interconnects in Silicon Technologies

Jiaming Zhang, Michael K. Jackson, John R. Long¹, Saman Sadr¹


ECE Dept., Vancouver, Canada, ¹ECE Dept., U. Toronto., Toronto, Canada

SiGe HBTs small-signal parameters are characterized to 150GHz using electro-optic sampling combined with on-wafer test fixtures. 300GHz measurement bandwidth is demonstrated for coplanar striplines in SiGe technology, validating 3-D simulations. Performance of coplanar and microstrip interconnects in SiGe and CMOS are compared up to 94GHz.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Rusu

17.5: Backside Infrared Probing for Static Voltage Drop and Dynamic Timing Measurements

Stefan Rusu, Steve Seidel, Gary Woods, Dean Grannes, Harry Muljono, Jeremy Rowlette, Keiko Petrosky


Intel Corp., Santa Clara, CA

Infrared emission intensity and spectra are characterized for n-channel transistors from several process generations under both static bias and switching conditions using a HgCdTe detector array in the 0.9-1.45 μ m range. The infrared emission exponential dependence of voltage is used for accurate, non-invasive supply voltage drop and dynamic timing measurements in a microprocessor in 0.18 μ m technology.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Bowman

17.6: Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution

Keith A. Bowman, Steven G. Duvall¹, James D. Meindl

Georgia Institute of Technology, Atlanta, GA, ¹Intel Corp., Santa Clara, CA

A model for the maximum clock frequency (FMAX) distribution is derived and compared with wafer sort data for a microprocessor. Model predictions agree closely with measured data and reveal that intra-die fluctuations directly impact the FMAX mean. Inter-die fluctuations impact FMAX variance.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Naeemi

17.7: Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip

Azad Naeemi, Chirag S. Patel, Muhannad S. Bakir, Payman Zarkesh-Ha, Kevin P. Martin, James D. Meindl


Georgia Institute of Technology, Atlanta, GA

Sea of leads (SoL) uses wafer-level batch fabrication of ultra-high-density ($>10^4/\text{cm}^2$) x-y-z compliant input/output leads and packages. Wafer-level DC/AC testing and burn-in to enhance performance, cost, size, weight, and reliability are assessed.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Jussila

18.1: A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA

Jarkko Jussila, Jussi Rynänen, Kalle Kivekäs, Lauri Sumanen, Aarno Pärssinen¹, Kari Halonen

Helsinki University of Technology, Helsinki, Finland, ¹Currently with Nokia Research Center, Helsinki, Finland

A single-chip 2GHz direct-conversion receiver including on-chip A/D converters achieving 3.7dB DSB NF and -16dBm IIP3 is targeted for third-generation WCDMA applications. The 10.3 mm² receiver IC is fabricated with 0.35 μ m 45GHz f_T SiGe BiCMOS technology and draws 22mA from a 2.7V supply.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Lim

18.2: A Fully-Integrated CMOS RF Front-End with On-Chip VCO for WCDMA Applications

Kyoohyun Lim, Chan-Hong Park, Hyung Ki Ahn, Jae Joon Kim, Beomsup Kim¹

Korea Advanced Institute of Science and Technology (KAIST), Taejeon, Korea, ¹also at Stelsys Wireless Inc., San Jose, USA

A 0.35 μ m CMOS fully-integrated WCDMA RF front-end includes LNA, mixer, programmable gain amplifier, and $\Sigma\Delta$ modulated fractional-N synthesizer with on-chip VCO. Measured phase noise of the on-chip VCO is -134dBc/Hz at 1MHz offset. Sensitivity, DSB NF, IIP3, and maximum gain of the RF receiver are -107.9dBm, 3.5dB, -16dBm, and 80dB, respectively. Chip core area is 2mm² and DC power is 52mW at 3v.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Ugajin

18.3: A 1V 12mW 2GHz Receiver with 49dB of Image Rejection in CMOS/SIMOX

Mamoru Ugajin, Junichi Kodate and Tsuneo Tsukahara


NTT Telecommunications Energy Labs, Atsugi, Kanagawa, Japan

A 2GHz receiver consisting of LNA, quadrature mixer, and on-chip polyphase filters achieves 49dB image rejection. The mixer employs an LC-tuned folded structure with a common RF input for I and Q channels, and suppresses phase errors in LO signals. The receiver IC is $2.2 \times 3.8 \text{mm}^2$ and is fabricated in $0.2 \mu\text{m}$ CMOS/SIMOX technology, dissipates 12mW at 1V, and provides 10dB NF with -15.7dBm IIP3.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Z. Zhang

18.4: A 930MHz CMOS DC-Offset-Free Direct-Conversion 4-FSK Receiver

Zhaofeng Zhang, Zhiheng Chen, Louis Tsui, Jack Lau


Hong Kong University of Science & Technology, Hong Kong

A 0.35 μ m CMOS single-chip direct-conversion 4-FSK receiver including all necessary blocks eliminates both self-mixing and device mismatch induced DC offsets. The overall offset at the receiver output is <math><1\text{mV}</math>. It consumes 58mW at 3V, occupies 4.6mm², has a 14.5dB NF with 10kHz IF, and -26dBm front-end IIP3.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Tadjpour

18.5: A 900MHz Dual Conversion Low-IF GSM Receiver in 0.35 μ m CMOS

Shahrzad Tadjpour, Ellie Cijvat, Emad Hegazi, Asad Abidi

Electrical Engineering Department, University of California, Los Angeles

A low-power fully-integrated GSM receiver IC measuring 2.2x4mm² in 0.35 μ m CMOS uses a dual-conversion low-IF architecture with on-chip VCO and full channel selection, image suppression and more than 100dB of controllable gain. It consumes 24mA from a 2.5V power supply. The receiver has 5dB noise figure and -16dBm IIP3 .

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. Der

18.6: A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration

Lawrence Der, Behzad Razavi


Electrical Engineering Department, University of California, Los Angeles, CA

A Weaver image-reject architecture incorporates an LMS algorithm to simultaneously calibrate gain and phase mismatches. In digital $0.25\mu\text{m}$ CMOS technology, the receiver achieves 57dB image-rejection ratio, 5.2dB noise figure, and -17dBm IIP3. The circuit consumes 50mW from a 2.5V supply and occupies $1.23 \times 1.84\text{mm}^2$.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Laaser

19.1: A 285mW CMOS Single Chip Analog Front End for G.SHDSL

P. Laaser, T. Eichler, H. Wenske, D. Herbison, H. Eichfeld


Infineon Technologies AG, Munich, Germany

A 0.5 μ m CMOS single-chip analog front end for G.SHDSL consists of transmit current-steering DAC, noise shaping filter, on-chip line driver, receive ADC, multi-bit 3rd-order $\Delta\Sigma$ ADC and active hybrid for analog echo cancellation. The 12.8mm² AFE dissipates 285mW from 5V supply and supports 2.3Mb/s at 7.5kft.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Krone

19.2: A CMOS Direct Access Arrangement using Digital Capacitive Isolation

Andrew Krone, Tyson Tuttle, Jeffrey Scott, Jerrell Hein, Timothy Dupuis, Navdeep Sooch

Silicon Laboratories, Inc., Austin, TX

0.5 μ m CMOS direct access arrangement (DAA) uses high-voltage discrettes to interface device to the PSTN with loop current used for power source.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Benton

19.3: A High-Voltage Line Driver for Combind Voice and ADSL Services

Roger Benton, Russell Apfel, Bruce Webb, Jerome Wenske, Walt Schopfer, Frank Thiel

Legerity, Inc., Austin TX

A 170V line driver allows voice and full-rate ADSL through a single line interface without splitters. Low noise and good THD support data rates up to 8Mb/s. The device is built in a high-voltage bipolar process and consumes <2W.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Corsi

19.4: An ADSL Central Office AFE Integrating an Actively-Terminated Line Driver, Receiver, and Analog Filters

M. Corsi, R. Hester, K. Maclean, M. Agah, J. Quarfoot, C.
Kozak, N. Gibson, T. Hagen

Texas Instruments, Dallas, TX

An analog front-end, fabricated in oxide-isolated complementary BiCMOS, integrates the analog filters, synthesized-impedance line driver, and receiver amplifier required for FDD ADSL central office applications. External passives allow flexibility in hybrid design. The device employs a single 15V supply and dissipates 1.1W.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Piessens

19.5: SOPA: A Highly-Efficient Line Driver in 0.35 μ m CMOS Using a Self-Oscillating Power Amplifier

Tim Piessens, Michiel Steyaert

Katholieke Universiteit Leuven, Heverlee, Belgium

A driver in mainstream digital 0.35 μ m 3.3V technology drives loads down to 2.4 Ω with efficiency >61% and 56.4dB spurious-free dynamic range. It uses a self-oscillating scheme and coupling 2 self-oscillating power amplifiers with a transformer. The chip occupies 4.6mm².

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. He

19.6: A DSP Based Receiver for 1000BASE-T PHY

Runsheng He, Nersi Nazari, Sehat Sutardja


Marvell Semiconductor, Inc. Sunnyvale, CA

The receiver architecture of a CMOS IC that implements 1000BASE-T PHY achieves 1000Mb/s transmission over 4-pair Cat-5 cabling up to 17m. The DSP based receiver incorporates echo&NEXT cancellers, decision feedback sequence estimator, timing recovery, baseline wander and delay skew compensation. The power consumption is 1.8W.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Roo

19.7: A CMOS Transceiver Analog Front-end for Gigabit Ethernet over CAT-5 Cables

Pierte Roo, Sehat Sutardja, Shuran Wei, Farbod Aram, Yi Cheng

Marvell Semiconductor, Inc., Sunnyvale, CA

An integrated transceiver for gigabit Ethernet over UTP CAT-5 cables uses 0.18 μ m CMOS. The mixed-signal processing circuits use analog echo cancellation and baseline correction with extensive DSP to achieve a maximum transmit distance of 170m (BER $<10^{-10}$). Dissipation is 1.8W on-chip using a single 3.3V supply. The die is $<25\text{mm}^2$.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Leenstra

20.1: A 1.8GHz Instruction Window Buffer

Jens Leenstra, Juergen Pille, Antje Mueller, Wolfram Sauer, Rolf Sautter, Dieter Wendel

IBM Entwicklung GmbH, Boeblingen, Germany

An instruction window buffer implements the processor parts for renaming, reservation station and reorder buffer as a 64-entry unified buffer. Using 0.18 μ m 1.5V CMOS, it supports operation up to 1.8GHz. This frequency is enabled by port reduction techniques, the instruction issue structure, and the use of self-resetting circuits.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Inoue

20.2: A Low-Power SOI Adder Using Reduced-Swing Charge-Recycling Circuits

Atsuki Inoue¹, Vojin G. Oklobdzija², William W. Walker¹, Mitsuaki Kai³, Tetsuo Izawa³

¹Fujitsu Laboratories of America, Inc., Sunnyvale, CA, ²Integration Corp., Berkeley, CA, ³Fujitsu Limited, Kanagawa, Japan

A low-power clocked static low-swing charge-recycling circuit technique is applied to a 32b carry skip adder and fabricated in 0.08 μ m SOI CMOS. Power consumption is reduced by 50% with no speed degradation compared to that of a conventional CMOS adder.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Mathew

20.3: Sub-500ps 64b ALUs in 0.18 μ SOI/Bulk CMOS: Design & Scaling Trends

Sanu Mathew, Ram Krishnamurthy, Mark Anders, Rafael Rios, Kaizad Mistry, K. Soumyanath

Intel Corp., Hillsboro, OR

A 482ps 64b Han-Carlson ALU in 1.5V 0.18 μ m bulk CMOS directly ported to 0.18 μ m SOI offers 14% performance improvement, after a 2% margin is added for reverse body effect. An SOI-optimal redesign using a quaternary-tree architecture improves the speedup to 19%. Scaling the designs to 0.13 μ m for the two cases results in overall speedup of 9% and 16%, respectively.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Hokinson

20.4: Design and Migration Challenges for an Alpha Microprocessor in a 0.18 μ m Copper Process

Raymond Hokinson, Bradley Benschneider, Mikael Arneborn, Don Clay, John Clouser, Scott Dumford, Venkat Kalathur, Varma Kalidindi, Suma Kovvali, Jon Krause, Stephen Maresh, Ben Munger, Niall O'Neill, Ilan Pragaspathy, Wendy Qin, Russell Sasamori, Steve Sayadi, Tejpal Singh, Jinjie Tang, Matt Tracz, Steve Watkins


Compaq Computer Corp., Shrewsbury MA

An Alpha microprocessor with clock frequency >1.3 GHz is achieved by migrating to a 0.18 μ m CMOS process with 7 layers of copper interconnect. The technology challenges of converting an aluminum-based design to copper are presented. The circuit and design solutions introduced by the technology are discussed.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts

20.5: A 1GHz PA-RISC Processor



L. Tsai

Li C. Tsai

Hewlett Packard Company, Fort Collins, Colorado

The processor is a leveraged design based on a previous generation of PA-RISC processor. Improvements over the previous design are: a 0.18 μ m silicon-on-insulator (SOI) process with 7-layer metal interconnects, 2.25MB cache with row and column redundancies, 120-entry TLB, 50% frequency boost, and 45% lower power with the same footprint.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



D. Sager

20.6: A 0.18 μ m CMOS IA Microprocessor with a 4GHz Integer Execution Unit

David Sager, Glenn Hinton, Michael Upton, Terry Chappell,
Thomas D. Fletcher, Samie Samaan, Robert Murray


Intel Corp., Hillsboro, OR

A microprocessor with an integer execution unit capable of fully-dependent operations at 4GHz is fabricated in 0.18 μ m CMOS with 6 Al layers. Micro-architectural and circuit techniques used are described.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. D'Luna

21.1: A Universal Cable Set-Top Box System on a Chip

Lionel D'Luna, Hon-Man Law, Joe Laskowski, William Ngai, Tzu-Chieh Kuo, Jeffrey Tang, Xiaodong Xie, James Patterson, Young Vu, Carolyn Walker, Francis Cheung, Cam Luu, Michael Case, Jim Anderson, Frank Gomez, Larry Osborne, Stephen Jantzi, Darwin Cheung, Ardie Venes, Paige Bushner, Jeff Echtenkamp, David Bogosh, Henry Samueli

Broadcom Corp., Irvine, CA.

The device integrates a complete digital cable TV transceiver, MPEG-2 audio and video decoder, 2-D/3-D graphics processor and CPU running at 81MHz to achieve a true set-top box system-on-a-chip. The 14.6M transistor IC in a 0.22 μ m CMOS process, consumes 3W, and incorporates all required A/Ds and D/As for QAM/QPSK, audio, and video.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Goodman

21.2: An Energy-Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor

James Goodman¹, Anantha P. Chandrakasan²

¹Chrysalis-ITS, Ottawa, Canada, ²Massachusetts Institute of Technology, Cambridge, MA

A reconfigurable public-key cryptography processor has 2 to 3 orders of magnitude lower energy consumption than existing software and programmable logic-based implementations. The processor ISA is based on the IEEE 1363-2000 Public Key Cryptography Standard. At 50MHz the processor consumes 75mW at 2V V_{DD} in 0.25 μ m CMOS. At 3MHz it consumes 525 μ W at 0.7V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



E. Grayver

21.3: A Self-Contained 100 μ W Multirate FSK Receiver ASIC

Eugene Grayver, Babak Daneshrad


UCLA Electrical Engineering Dept., Los Angeles, CA

A self-contained FSK receiver targets deep-space and terrestrial communications. It supports variable data rates and is robust against Doppler. Key features are subsampling, 1b quantization, and FFT based detection. Low-power circuits are designed for FFT, DDFS, and decimation. The power consumption is below 100 μ W for data rates below 20kbps. Rates up to 2Mb/s are supported.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Ohwada

21.4: A Single-chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting


Hideo Ohwada, Masahiro Yoshida, Nobuaki Ohtaka, Makoto Hamaminato, Koichi Hatta*, Masaya Tamamura*, Yukio Otobe
Fujitsu Labs, Kawasaki, Kanagawa, Japan, *Fujitsu Ltd.

A single-chip OFDM demodulator for Japanese Digital Terrestrial TV integrates all necessary OFDM demodulator functions, such as 10b ADC, 8192-point FFT processor, and error correction. The chip has multi-layer transport stream capability for a variety of services relevant to future digital broadcasting.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



W. Eberle

21.5: A Digital 72Mb/s 64-QAM OFDM Transceiver for 5GHz Wireless LAN in 0.18 μ m CMOS

Wolfgang Eberle¹, Veerle Derudder, Liesbet Van der Perre, Geert Vanwijnsberghe, Mario Vergara, Luc Deneire, Bert Gyselinckx, Marc Engels, Ivo Bolsens, Hugo De Man²

IMEC, Leuven, Belgium, ¹also PhD Student at KU Leuven, ²also Professor at KU Leuven

A parameterizable 64-carrier OFDM transceiver for 72Mb/s 5GHz wireless LAN with a 20MHz bandwidth encompasses (de)framing, (I)FFT, adaptive interpolating equalization for BPSK, QPSK, 16-QAM and 64-QAM, full synchronization and tracking. The 20.8mm² 0.18 μ m 1.8V/3.3V CMOS IC, based on distributed control and dynamic clock gating, uses a mixed C++/VHDL flow.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Ryan

21.6: A Single Chip PHY COFDM Modem for IEEE 802.11a with integrated ADCs and DACs

Philip Ryan, Thangadurai Arivoli, Ludovico de Souza, Gordon Foyster, Richard Keaney, Tom McDermott, Alireza Moini, Said Al-Sarawi, Uri Parker, Geoff Smith, Neil Weste, Greg Zyner


Radiata Communications, North Ryde, NSW, Australia

A single-chip 64 tone OFDM modem that provides for 6 to 54Mbps WLANs is implemented in 0.25 μ m 5M-1P CMOS. The 3.7M transistor mixed-signal chip contains a fully compliant 802.11a modem, dual 10b 40MHz ADCs, dual 10b 80MHz DACs, and a 5b RSSI ADC.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. van Heijningen

22.1: Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification

Marc van Heijningen, Mustafa Badaroglu¹, Stephane Donnay, Hugo De Man, Georges Gielen², Marc Engels, Ivo Bolsens
IMEC, Leuven, Belgium. ¹ Also Ph.D student at K.U. Leuven. ² K.U. Leuven, Belgium.

An 86kgate ASIC has on-chip noise sensors for accurate direct substrate noise measurements. Modeling and simulation methodology accurately predict substrate noise generation of large digital circuits. The difference between measured and simulated RMS substrate voltage is <10%.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Mizuno

22.2: ChipOS: Open Power-Management Platform to Overcome the Power Crisis in Future LSIs

Hiroyuki Mizuno and Takayuki Kawahara


Central Research Lab, Hitachi, Ltd., Tokyo, Japan

ChipOS, a power-aware operating system in a chip, provides open power-management platform for system-on-a-chip devices. It enables a large degree of high-speed operation on a limited power budget in the same way that operating systems now make personal computers run multiple applications with a limited computing or memory capacity.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



M. Mizuno

22.3: Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data

Masayuki Mizuno, ¹William J. Dally, and Hideaki Onishi


NEC Corporation, Kanagawa, Japan, ¹Stanford University, Stanford, CA

A network communication technique, elastic interconnect, is made possible using on-chip repeater-inserted long wiring. Latency, throughput, and saturation throughput are improved by approximately 20% to 40% in simulations by compressing and decompressing data in interconnects.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Williams

22.4: An Implementation of Two Multiprocessor DSPs: A Design Methodology Case Study

Joseph Williams, Jay O'Neill

Lucent Technologies, Holmdel, NJ

Implementation results of two code-compatible multiprocessor DSPs are presented. Although process, libraries, and tools were identical, one design achieved 16x the peak DSP MIPS of the other in the same die area. Transistor density improved by 10x and clock frequency by 2x. Results demonstrate the impact of design methodology on IC design.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Walden

22.5: A GSM 2+ Conversion Signal Processor for Continuous Full-Duplex EDGE/GPRS Applications

Robert W. Walden, Ramin Khoini-Poorfard*, H. Scott Fetterman, Thomas Hearn, Roger M. Jeffery, Peter Liu**, Arthur Lukoff***, Mandell Mangahas, David G. Martin, Jose G. Mena, Andrew L. Webb

Lucent Technologies, Allentown, PA, *Silicon Labs, Allentown, PA, **Optronx Inc., Allentown, PA, ***PMC-Sierra, Allentown, PA

A 35mm² 0.3μm 3V CMOS IC supports both continuous and full-duplex classes of EGPRS / GSM 2+ operation with reduced standby power. The chip includes digital offset correction, actively-tuned baseband filters, an expanded GSM-optimized programmable timing control unit, and a power-saving ADC architecture.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Delmot

22.6: A Fully-Configurable GSM BTS Controller and GMSK-EDGE Base-Band Transmitter IC

Thierry Delmot, Emanuel Marreel, Frans Bonjean, Bart Verstraeten, Silvio Taraborrelli, Anders Udahl¹, Geir Åge Noven¹, Rüdiger Bauernschmitt², Peter Brendle², Rolf Nüchter², Bernd Herold², Thomas Schütz², Ralf Walter²

ASIC Design Department, Alcatel Telecom Belgium, Antwerp, Belgium.

¹Alcatel Telecom Norway, Oslo, Norway. ²Alcatel Telecom Germany, Stuttgart, Germany.

A GSM base transceiver station controller and base band transmitter in a CMOS 0.5 μ m 3.3V technology embeds a fully-configurable GMSK/EDGE baseband signal generator, a power-ramping controller, and a dual fully-programmable 10 to 270MHz PLL. One bandgap reference voltage and four programmable calibration voltage generators are also integrated.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Vankka

22.7: A Multicarrier GMSK Modulator for Base Stations

Jouko Vankka, Jaakko Pyykönen¹, Johan Sommarek, Mauri Honkanen¹, Kari Halonen


Helsinki University of Technology, Espoo, Finland, ¹Nokia Research Center, Finland

A multicarrier GMSK modulator with 14b on-chip D/A converter occupies 26.8mm² in 0.35µm CMOS (in BiCMOS) and dissipates 706mW at 3.3V with 52MHz. Power ramping and dynamic output power level control is digital. The digital modulator fulfills spectrum and phase error specifications of GSM 900 and DCS 1800 base stations.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Marcus May

23.1: A Synchronous Dual-Output Switching dc-dc Converter Using Multibit Noise-Shaped Switch

Marcus W. May, Michael R. May, John E. Willis


Sigmatel Corp., Austin, TX

A synchronous dc-dc converter generates two independent output voltages using a single external inductor. The all-digital control logic includes a multibit $\Sigma\Delta$ modulator, which reduces quantization artifacts from synchronous switching of the inductor. The circuit occupies 0.6mm^2 , consumes 3.5mW , and reaches efficiencies $>80\%$.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



N. Krishnapura

23.2: Dynamically Biased 1MHz Low-pass Filter with 61dB peak SNR and 112dB Input Range

Nagendra Krishnapura, Yannis Tsvividis


Columbia University, New York, NY

In quiescent condition, a dynamically biased filter, occupying 0.52mm^2 in a $0.25\mu\text{m}$ BiCMOS process, draws $575\mu\text{W}$ from 2.5V , and has 4.4nA rms output noise. S/N is $>50\text{dB}$ over 3 decades of input and THD is $<1\%$ for inputs $<2.5\text{mA}$ peak. The bias can be varied to minimize noise and power consumption without disturbing the output.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



Q. Huang

23.3: A 200nV Offset 6.5nV/ $\sqrt{\text{Hz}}$ Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1 μm Digital CMOS

Qiuting Huang, Christian Menolfi

Integrated Systems Laboratory, ETH Zurich

Simple clocking substantially reduces residual offset usually found in chopper amplifiers due to charge injection. Compared to well-established techniques of using LP or BP amplifiers for residual offset reduction, improvement is 5-fold over state-of-the-art. Bandwidth is not sacrificed, so chopper frequency is 350x that used in the nested chopper technique. Noise psd is as low as 6.5nV/ $\sqrt{\text{Hz}}$ and CMRR is 150dB.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



E. Hegazi

23.4: A Filtering Technique to Lower Oscillator Phase Noise

Emad Hegazi, Henrik Sjöland, Asad Abidi


Electrical Engineering Department, University of California, Los Angeles, CA

A filtering technique reduces phase noise of differential LC oscillators using passive LC filters. Three fully-integrated LC VCOs serve as proof of concept. Two 1GHz VCOs achieve -152dBc/Hz and -148.5dBc/Hz at 3MHz offset, biased at 3.7mA from 2.5V. A 2.1GHz VCO achieves -148dBc/Hz at 15MHz offset, drawing 4mA from 2.7V supply.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Van den Bosch

23.5: A 12b 500MSample/s Current-Steering CMOS D/A Converter

**Anne Van den Bosch, Marc Borremans,
Michiel Steyaert, Willy Sansen**


Katholieke Universiteit Leuven. Belgium

A 12b 500MSample/s current-steering CMOS DAC requires no tuning or trimming. INL is 0.3LSB. SFDR is 74.3dB at 500kHz and 62dB at 125MHz for an update rate of 500MSample/s. At this update rate, the DAC consumes 110mW for a Nyquist output signal. The chip has 1mm² active area.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



D. Li

23.6: A 1.9GHz Si Active LC Filter with On-Chip Automatic Tuning

Dandan Li¹, Yannis Tsvividis²


¹Lucent Technologies, Murray Hill, NJ, ²Columbia University, New York, NY

A 1.9GHz 4th-order bandpass active LC filter, which exhibits 49dB SFDR and 1dB compression DR of 63dB, is integrated in 0.25 μ m resonator BiCMOS. An on-chip tuning system automatically adjusts center frequency Q. The filter draws 18mA from a 3V supply, with another 18mA drawn periodically while the tuning mechanism is activated.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



C. De Ranter

23.7: A 0.25 μ m CMOS 17GHz VCO

Carl R. C. De Ranter, Michiel S. J. Steyaert

ESAT-MICAS, KULeuven, Leuven, Belgium

A 17GHz fully-integrated VCO uses global optimization of all blocks. Layout is symmetrical. Measurements show a phase noise as low as -108dBc/Hz at 1MHz for a 10.5mW power consumption. The tuning range is 8.6%. A 0.25 μ m 4-metal standard CMOS technology is used.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Wang

23.8: A 50GHz VCO in 0.25 μ m CMOS

HongMo Wang


Bell Labs, Murray Hill, NJ

A fully integrated 50GHz VCO in 0.25 μ m CMOS works with a 1.3V supply and consumes 13mW. The measured phase noise is -99dBc/Hz at 1MHz offset from the center frequency and the tuning range is 1.1GHz.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Kucera

23.9: A Wideband BiCMOS VCO for GSM/UMTS Direct Conversion Receivers

Jakub J. Kucera

Infineon Technologies Wireless Products, Munich, Germany

A packaged 1.75-2.51GHz VCO has phase noise of -99dBc/Hz and -128.5dBc/Hz at 20kHz and 600kHz frequency offset, respectively. The differential VCO in 25GHz BiCMOS technology dissipates 12mW and uses the package bond-wire of a standard TSSOP plastic package with an on-chip pn diode as resonator.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Yoon

24.1: A 4Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Reference Bitline Calibration Schemes in the Twisted Open Bitline Architecture

Hongil Yoon, Jae Yoon Sim, Hyun Suk Lee, Kyu Nam Lim, Jae Young Lee, Nam Jong Kim, Keum Yong Kim, Sang Man Byun, Won Suk Yang, Chang Hyun Choi, Hong Sik Jeong, Jei Hwan Yoo, Dong Il Seo, Kinam Kim, Byung Il Ryu, and Chang Gyu Hwang


Samsung, Kyungki, Korea

A 1.8V 645mm² 4Gb DDR SDRAM provides low-voltage high-speed operation at full density. Inter-bitline coupling noise is reduced in the twisted open bitline architecture. The amplifier sensitivity and sensing margin are improved with gain-controlled pre-sensing and active calibration of the bitline precharge voltage.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Takahashi

24.2: A Multi-Gigabit DRAM Technology with $6F^2$ Open Bit-line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse

Tsugio Takahashi, Tomonori Sekiguchi¹, Riichiro Takemura¹, Seiji Narui, Hiroki Fujisawa, Shinichi Miyatake², Makoto Morino², Koji Arai², Satoru Yamada, Shoji Shukuri³, Masayuki Nakamura, Yoshitaka Tadaki, Kazuhiko Kajigaya, Katsutaka Kimura¹, and Kiyoo Itoh¹

ELPIDA Memory, Inc., Kanagawa, Japan, ¹Central Research Laboratory, Hitachi, Ltd., Tokyo, Japan, ²Hitachi ULSI Systems Co., Ltd., Tokyo, Japan, ³Semiconductor & Integrated Circuits Div., Hitachi, Ltd., Tokyo, Japan

A multi-gigabit DRAM technology features a low-impedance array for $6F^2$ open-bit-line cell, distributed overdriven sensing for operation below 1V, and stacked-flash fuse leading to a 10-order of magnitude fuse failure rate reduction. The technology, which can be used to fabricate a $0.13\mu\text{m}$, 180mm^2 1GbDRAM, is verified using a 57.6mm^2 200MHz array-cycle 256Mb test chip with $0.109\mu\text{m}^2$ cells.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Kiriata

24.3: A 113mm² 600Mb/s/pin 512Mb DDR2 SDRAM with Vertically Folded Bitline Architecture

Toshiaki Kiriata¹, Gerhard Mueller², Michael Clinton¹, Steffen Loeffler², Brian Ji¹, Hartmud Terletzki², David Hanson¹, Chorng-Lii Hwang¹, Gunther Lehmann², Daniel Storaska¹, Gabriel Daniel², Louis Hsu¹, Oliver Weinfurtner², Thomas Boehler², Josef Schnell², Gerd Frankowsky², Dmitry Netis¹, John Ross¹, Armin Reith², Oliver Kiehl², and Matthew Wordeman¹


¹IBM Microelectronics, Semiconductor R&D Center, Hopewell Junction, NY ²Infineon Technologies, Hopewell Junction, NY

A 113mm² 512Mb DDR2 SDRAM employs a 4 quadrant architecture using a vertically folded bitline sensing and hierarchical row and column decoders for 6.6F² cross point vertical access gate cells. The chip supports 4b prefetch, back-to-back RAS, and flexible calibration, resulting in 600Mb/sec/pin.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



S. Tomishima

24.4: A 1.0V 230MHz Column Access Embedded DRAM Macro with Dual Interface and Triple Test Functions for Portable MPEG Applications

Shigeki Tomishima¹, Takaharu Tsuji¹, Toshiaki Kawasaki², Masatoshi Ishikawa¹, Toshihiro Inokuchi², Hiroshi Kato¹, Hiroaki Tanizaki³, Wataru Abe², Akinori Shibayama², Yoshifumi Fukushima², Mitsutaka Niiro¹, Masanao Maruta¹, Toshitaka Uchikoba², Manabu Senoh², Shouji Sakamoto², Tsukasa Ooishi¹, Hirohito Kikukawa², Hideto Hidaka¹ and Kazunari Takahashi²


¹Mitsubishi Electric Corp., Itami, Hyogo, Japan, ²Matsushita Electric Industrial Co., Ltd., Nagaokakyo, Kyoto, Japan, ³Mitsubishi Electric Engineering Co., Ltd., Itami, Hyogo, Japan

A 1.0V 230MHz random column access 32Mb embedded DRAM macro for portable MPEG codec LSI uses 0.13 μ m 3-well 4-level Cu embedded DRAM technology. Peak power consumption is suppressed to 198mW in burst accesses. With dual interface and triple test functions, the macro die is 18.9mm².

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Hardee

24.5: A 1.43GHz Per Data I/O 16Mb DDR Low-Power Embedded DRAM Macro for A 3D Graphics Engine

Kim Hardee, O. Fred Jones, Michael Parris, Doug Butler, Larry Aldrich, Penny Austin, Ken Jacobsen, Masayuki Miyabayashi¹, Kazuo Taniguchi¹, Tomofumi Arakawa¹

United Memories, Inc., Colorado Springs, CO, ¹Sony Corporation Semiconductor Network Co., Tokyo, Japan

A 15.75mm² 16Mb embedded DRAM macro has 256 DDR I/Os and employs a hidden write function and local read/write data drivers to achieve 1.43GHz data rate with concurrent read/write for use in a 4Tera-b/s 3D graphics chip. The macro is fabricated in 1.5V 0.18μm CMOS.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



N. Watanabe

24.6: An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced On-Chip Tester

Naoya Watanabe, Fukashi Morishita, Yasuhiko Taito, Akira Yamazaki, Tetsushi Tanizaki, Katsumi Dosaka, Yoshikazu Morooka, Futoshi Igaue¹, Katsuya Furue, Yoshihiro Nagura, Tatsuya Komoike, Toshinori Morihara, Atsushi Hachisuka, Kazutami Arimoto, Hideyuki Ozaki

Mitsubishi Electric Corp., Itami, Hyogo, Japan, ¹Mitsubishi Electric Engineering Co., Ltd., Itami, Hyogo, Japan

An embedded DRAM hybrid (hardware, software) macro generates a variety of memory specifications. The macro employs auto signal management providing more than 120k eDRAM macros and a range operation from 1.2 to 1.8V. An enhanced-on-chip tester realizes simultaneous 512b I/O repair analysis, and reduces the testing time to 1/64 that of conventional on-chip tester.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Ingino

25.1: A 4GHz 40dB PSRR PLL for SOC Application

Joseph M. Ingino

SiByte Inc., Santa Clara, CA

A 4GHZ PLL employs a voltage regulator to achieve 40dB minimum PSRR using a gain boosted regulator. Peak cycle-to-cycle jitter is 25ps at 700MHz with a 500mV step on the regulator 3.3V supply. In a 0.15 μ m 5-metal digital CMOS process, area is 1.48mm², and power dissipation is 130mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Maxim

25.2: A Low-Jitter 125-1250MHz Process-Independent 0.18 μ m CMOS PLL Based on a Sample-Reset Loop Filter

Adrian Maxim, Baker Scott, Ed Schneider, Melvin Hagge, Steve Chacko, Dan Sturca

Crystal - Cirrus Logic Inc. Austin TX

A low-jitter frequency synthesizer in 0.18 μ m CMOS uses the sample-reset loop filter technique to achieve a process-independent damping factor and low jitter operation with minimum ripple-filtering pole requirements. PLL specifications include: operating range 125-1250MHz, resolution <500kHz, jitter <0.3% τ_{osc} , and power dissipation 75mW from 2.5V supply.


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



L. Wu

25.3: A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications

Lin Wu, William C. Black Jr.

Iowa State University, Ames, IA

An adaptive skew-compensating four-phase clock generator operating from 100MHz-250MHz continuously self-calibrates skew of the output clocks. Pre-calibration edge timing skews of 50ps or more are automatically reduced to <10ps in 0.25 μ m standard bulk CMOS process operating at 2.5V.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



K. Yamaguchi

25.4: A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture

Kouichi Yamaguchi, Muneo Fukaishi, Takehiko Sakamoto, Naoto Akiyama, and Kazuyuki Nakamura

NEC Corp., Sagamihara, Kanagawa, Japan

An accurate simple multi-phase clock generator using delay compensation based on phase interpolation is applied to 2.5GHz 4-phase clock distribution of a 5Gb/s x 8-channel receiver in 0.13 μ m CMOS technology. The 4-phase generator in the receiver consumes 30mW and occupies 0.009mm².

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Wood

25.5: Multi-GHz Low-Power Low-Skew Rotary Clock Scheme

John Wood¹, Steve Lipa², Paul Franzon², Michael Steer²

¹Multigig Corporation Ltd., ²North Carolina State University

A clock distribution scheme for VLSI circuits uses rings of differential lines driven by inverter pairs to distribute a low-skew low-jitter clock over an arbitrarily large die area with low power consumption. Results are shown for a prototype with 950MHz and 3.42GHz rings.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



T. Xanthopoulos

25.6: The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor


Thucydides Xanthopoulos, Daniel W. Bailey, Atul K. Gangwar, Michael K. Gowan, Anil K. Jain, Brian K. Prewitt
Compaq Computer Corp., Shrewsbury, MA

A 1.2GHz clock system for a 0.18 μ m CMOS microprocessor employs three digital DLLs to phase-lock the memory and interface clocks to the core CPU clock. The fully-digital DLLs use a 64/8 coarse/fine delay line to extend the locking range.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Barkatullah

25.7: A Multi-GHz Clocking Scheme for Pentium® 4 Microprocessor

Nasser A. Kurd, Javed S. Barkatullah, Rommel O. Dizon, Thomas D. Fletcher, Paul D. Madland


Intel Corp., Hillsboro, OR

Two tightly-synchronized PLLs generate core and IO clocks on this 4th generation IA32 microprocessor. Clock distribution to 47 domains is adjusted for supply, loading, and on-die variations to reduce skew to 20ps. Pulse and double frequency clocks are locally generated.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Magoon

26.1: A Triple-Band 900/1800/1900MHz Low-Power Image-Reject Front-End For GSM

Rahul Magoon¹, Iconomos Koullias², Luke Steigerwald²,
William Domino¹, Nooshin Vakilian¹, Emmanuel Ngompe¹,
Morten Damgaard¹, Kevin Lewis², Alyosha Molnar¹

¹Conexant Systems Inc., Newport Beach CA

²Wireless Microsystems, Reading, PA

A triple-band RF front-end including on-chip integrated LC image-reject filters achieves >40dB image rejection over all bands with 15-18mA supply current. The device uses 28 on-chip spiral inductors on a 2.25x2.75mm² BiCMOS die. Measured NF is 2.5dB(GSM), 3.6dB(DCS), 3.8dB(PCS) and measured input 1dB compression is >-21dBm.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



P. Leroux

26.2: A 0.8dB NF ESD-Protected 9mW CMOS LNA

Paul Leroux, Johan Janssens and Michiel Steyaert


Katholieke Universiteit Leuven, Leuven, Belgium

A 0.25 μ m CMOS LNA for the L2 GPS band at 1.2276GHz features 0.8dB noise figure and 20dB power gain consuming 9mW. Apart from the input bonding wire, the 50 Ω input and output matching networks are implemented on-chip. The ESD-protection at the input withstands HBM-pulses from -1.4 to 0.6kV.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)




*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



H. Wu

26.3: A 19GHz 0.5mW 0.35 μ m CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement

Hui Wu and Ali Hajimiri


California Institute of Technology, Pasadena, CA

Shunt-peaking locking-range enhancement used in a 19GHz 0.35 μ m CMOS injection-locked frequency divider (ILFD) gives 760MHz locking range and 0.5mW dissipation at -12dBm injection power level. The locking range can be further increased with higher injection power. A second 9GHz ILFD with 880MHz locking range is also reported.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



O. Watanabe

26.4: A 2GHz Down-Converter with 600MHz 3dB Bandwidth using LO Signal Suppressing Output Buffer

Osamu Watanabe, Takafumi Yamaji, Tetsuro Itakura,
Ichiro Hattori


Toshiba Corp., Kawasaki, Japan

A 2GHz down-converter with a 3dB bandwidth of 600MHz is fabricated in BiCMOS process. The conversion gain varies <0.7 dB for temperature range from -34 to 85°C . NF is 9.5dB and IIP3 is -5 dBm. The down-converter consumes 15mA from 2.7V power supply, and occupies approximately 1mm^2 .


[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



J. Lin

26.5: 3V GSM Base Station RF Receivers using 0.25 μ m BiCMOS

Jenshan Lin, Olga Boric-Lubecke, Penny Gould¹, Chris Zelle², Yung-Jinn Chen³, and Ran-Hong Yan

Bell Laboratories, Lucent Technologies, Murray Hill, NJ, ¹ Swindon, UK, ²DERA, Worcestershire, UK, ³WIN Semiconductors, Taiwan

Two integrated RF receivers for GSM900 and DCS1800 base stations use a 0.25 μ m BiCMOS process. Noise figure, gain, and output IP3 are 2.1dB, 25.3dB, and 23.6dBm for GSM900, and 3.3dB, 20.7dB, 21.6dBm for DCS1800, respectively.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



A. Zolfaghari

26.6: A 2.4GHz 34mW CMOS Transceiver for Frequency-Hopping and Direct-Sequence Applications

Alireza Zolfaghari, Andrew Chan, Behzad Razavi


Electrical Engineering Department,
University of California, Los Angeles, CA

A 2.4GHz heterodyne transceiver consists of a dual-downconversion receiver with partial channel-selection filtering, a two-step quadrature upconversion transmitter, and a 1.6GHz frequency synthesizer. Fabricated in a 0.25 μ m CMOS technology, the transceiver consumes 34mW.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



Paper Abstracts



R. Hofmann

26.7: SiGe BiCMOS Broadband Phase Aligner from 1 to 11Gb/s

Ralf Hofmann, Bjoern Jelonnek, Helmut Kling, Armin Splett, Eric Koenig

Siemens AG, Ulm, Germany

A phase aligner for serial bit stream uses SiGe BiCMOS technology. It operates from 1 to 11Gb/s and is a complete digital architecture.

[Main Menu](#)

[Paper Index](#)

[Author Index](#)



*Technical
Paper*



*Visuals
Supplement*



**2000 IEEE INTERNATIONAL
SOLID-STATE CIRCUITS CONFERENCE
DIGEST of TECHNICAL PAPERS**

First Edition

February 2000

IEEE Catalog Number 00CH37056

Publisher: John H. Wuorinen, Castine, ME 04421

Foreword	1	MP 3.6	45GHz Transimpedance 32dB Limiting Amplifier and 40Gb/s 1:4 High-Sensitivity Demultiplexer with Decision Circuit using SiGe HBTs for 40Gb/s Optical Receiver	60
Session 1 Plenary Session				
Session Overview and Abstracts	10	MP 3.7	A 10Gb/s Demultiplexer IC in 0.18 μ m CMOS using Current Mode Logic with Tolerance to the Threshold Voltage Fluctuation	62
MA 1.1	21st Century Cars and ICs	12		
MA 1.2	The New Millennium: Wireless Technologies for a Truly Mobile Society	20	MP 3.8	A 1:4 Demultiplexer for 40Gb/s Fiber-Optic Applications
MA 1.3	Atoms To Applets: Building Systems ICs in the 21st Century	26		64
Session 2 Nyquist-Rate Data Converters				
Session Overview and Abstracts	32	Session 4 Signal Processing for Communications		
MP 2.1	A 14b 100MSample/s 3-Stage A/D Converter	34	Session Overview and Abstracts	66
MP 2.2	A 13b 40MSample/s CMOS Pipelined Folding ADC with Background Offset Trimming	36	MP 4.1	A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications
MP 2.3	A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz	38	MP 4.2	A 3.2GOPS Multiprocessor DSP for Communication Applications
MP 2.4	A 3.3V 12b 50MSample/s A/D Converter in 0.6 μ m CMOS with over 80dB SFDR	40	MP 4.3	A Dynamically Configurable Multiformat PSK Demodulator for Digital HDTV using Broadcasting-Satellite
MP 2.5	An 8b 80MSample/s Pipelined ADC with Background Calibration	42	MP 4.4	A Digital 80Mb/s OFDM Transceiver IC for Wireless LAN in the 5GHz Band
MP 2.6	A Self-Trimming 14b 100MSample/s CMOS DAC	44	MP 4.5	0.35 μ m CMOS COFDM Receiver Chip for Terrestrial Digital Video Broadcasting
MP 2.7	A 14b 20MSample/s CMOS Pipelined ADC	46	MP 4.6	A 500Mb/s Disk Drive Read Channel in 0.25 μ m CMOS Incorporating Programmable Noise Predictive Viterbi Detection and Trellis Coding
Session 3 Gigabit-Rate Communications				
Session Overview and Abstracts	48	MP 4.7	A 550MSample/s 8-tap FIR Digital Filter for Magnetic Recording Read Channels	80
MP 3.1	A 10Gb/s Eye Opening Monitor IC for Decision-Guided Optimization of the Frequency Response of an Optical Receiver	50	MP 4.8	A Configurable 5-D Packet Classification Engine with 4Mpacket/s Throughput for High-Speed Data Networking
MP 3.2	A Fully Integrated SiGe Receiver IC for 10Gb/s Data Rate	52	Session 5 High-Frequency Microprocessors	
MP 3.3	A 0.6W 10Gb/s SONET/SDH Bit-Error-Monitoring LSI	54	Session Overview and Abstracts	84
MP 3.4	SiGe BiCMOS 3.3V Clock and Data Recovery Circuits for 10Gb/s Serial Transmission Systems	56	MP 5.1	A 1GHz Alpha Microprocessor
MP 3.5	A Single-Chip 3.5-Gb/s CMOS/SIMOX Transceiver with Automatic-Gain-Control and Automatic-Power-Control Circuits	58	MP 5.2	A 660MHz 64b SOI Processor with Cu Interconnects
			MP 5.3	A 780MHz PowerPC™ Microprocessor with Integrated L2 Cache
			MP 5.4	A 1GHz Single-Issue 64b PowerPC Processor
			MP 5.5	A 600MHz 64b PA-RISC Microprocessor

MP 5.6	760MHz G6 S/390 Microprocessor Exploiting Multiple Vt and Copper Interconnects	96	TA 7.4	Phase-state Low Electron-number Drive Random Access Memory (PLEDM)	132
MP 5.7	A GHz IA-32 Architecture Microprocessor Implemented on 0.18 μ m Technology with Aluminum Interconnect	98	TA 7.5	The Vertical Replacement-Gate (VRG) Process for Scalable, General-purpose Complementary Logic	134

Session 6 Image Sensors

	Session Overview and Abstracts	100
MP 6.1	A CMOS Image Sensor with a Simple FPN-Reduction Technology and a Hole Accumulated Diode	102
MP 6.2	A CMOS Image Sensor for High-Speed Imaging	104
MP 6.3	A 256 x 256 CMOS Differential Passive Pixel Imager with FPN Reduction Techniques	106
MP 6.4	A 60mW 10b CMOS Image Sensor with Column-to-Column FPN Reduction	108
MP 6.5	A Progressive Scan CCD Imager for DSC Applications	110
MP 6.6	A 1/3-inch 1.3MPixel Single-Layer Electrode CCD with a High-Frame-Rate Skip Mode	112
MP 6.7	A 1.2V Micropower CMOS Active Pixel Image Sensor for Portable Applications	114

Monday Evening Discussion Sessions

ME 1	"When Can I Buy a Dick Tracy Watch for Christmas?"	116
ME 2	Where Will Processor Performance Come From in the Next Ten Years?	118
ME 3	Engineering Resources: Train, Buy, Rent, or Steal?	120
ME 4	Memory Designer: Survivor or Dinosaur?	122

Session 7 Technology Directions: Emerging Memory & Device Technologies

	Session Overview and Abstracts	124
TA 7.1	Millipede - A Highly-Parallel Dense Scanning-Probe-Based Data-Storage System	126
TA 7.2	A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in Each Cell	128
TA 7.3	Nonvolatile RAM based on Magnetic Tunnel Junction Elements	130

Session 8 Wireless RX / TX

	Session Overview and Abstracts	136
TA 8.1	A Fully-Integrated Zero-IF DECT Transceiver	138
TA 8.2	A Fully Integrated Broadband Direct-Conversion Receiver for DBS Applications	140
TA 8.3	A 2V CMOS Cellular Transceiver Front-End	142
TA 8.4	A RF Transceiver for Digital Wireless Communication in a 25GHz Si Bipolar Technology	144
TA 8.5	An Adaptive 2.4GHz Low-IF Receiver in 0.6 μ m CMOS for Wideband Wireless LAN	146

Session 9 Filters and Amplifiers

	Session Overview and Abstracts	148
TA 9.1	30-100MHz npn-Only Variable-Gain Class AB Companding-Based Filters for 1.2V Applications	150
TA 9.2	A 10.7MHz CMOS SC Radio IF Filter with Variable Gain and a Q of 55	152
TA 9.3	A 1V CMOS Switched-Opamp Switched-Capacitor Pseudo-2-Path Filter	154
TA 9.4	A CMOS Nested Chopper Instrumentation Amplifier with 100nV Offset	156
TA 9.5	A 3GHz, 32dB CMOS Limiting Amplifier for SONET OC-48 Receivers	158
TA 9.6	A 12GHz 30dB Modular BiCMOS Limiting Amplifier for 10Gb SONET Receiver	160
TA 9.7	A 622Mb/s 4.5pA/ $\sqrt{\text{Hz}}$ CMOS Transimpedance Amplifier	162

Session 10 Clock Generation and Distribution

	Session Overview and Abstracts	164
TA 10.1	A 1.3 Cycle Lock Time Non-PLL/DLL Jitter Suppression Clock Multiplier Based on Direct Clock Cycle Interpolation for "Clock on Demand"	166

TA 10.2	A Digitally-Controlled PLL with Fast Locking Scheme for Clock Synthesis Application	168
TA 10.3	An Eight Channel 36GSample/s CMOS Timing Analyzer	170
TA 10.4	On-Chip Inductance Modeling of VLSI Interconnects	172
TA 10.5	Active GHz Clock Network using Distributed PLLs	174
TA 10.6	Clock Generation and Distribution for the First IA-64 Microprocessor	176

Session 11 Integrated Sensors and Display Circuits

	Session Overview and Abstracts	178
TA 11.1	A CMOS Ultrasound Range Finder Microsystem	180
TA 11.2	An Opto-Electronic 18b/revolution Absolute Angle and Torque Sensor for Automotive Steering Applications	182
TA 11.3	Integrated Circuits for Particle Physics Experiments	184
TA 11.4	Remote CMOS Pressure Sensor Chip with Wireless Power and Data Transmission	186
TA 11.5	A 3.8inch QVGA Reflective Color LCD with Integrated 3b DAC Driver	188
TA 11.6	A CMOS Analog Front-End Chip-Set for Mega Pixel Camcorders	190
TA 11.7	An Embeddable Low-Power SIMD Processor Bank	192

Session 12 Frequency Synthesizers and Dividers

	Session Overview and Abstracts	194
TP 12.1	A 1.8V 3mW 16.8GHz Frequency Divider in 0.25 μ m CMOS	196
TP 12.2	A 1.1GHz CMOS Fractional-N Frequency Synthesizer with a 3b 3rd-Order $\Delta\Sigma$ Modulator	198
TP 12.3	An Integrated 2.5GHz $\Sigma\Delta$ Frequency Synthesizer with 5 μ s Settling and 2Mb/s Closed Loop Modulation	200
TP 12.4	A 900MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications	202

TP 12.5	A 1.4GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture	204
TP 12.6	53GHz Static Frequency Divider in a Si/SiGe Bipolar Technology	206
TP 12.7	A 79GHz Dynamic Frequency Divider in SiGe Bipolar Technology	208
TP 12.8	82GHz Dynamic Frequency Divider in 5.5ps ECL SiGe HBTs	210

Session 13 Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors

	Session Overview and Abstracts	212
TP 13.1	CMOS Circuit Technology for Sub-Ambient Temperature Operation	214
TP 13.2	Refrigeration Technologies for Sub-Ambient Temperature Operation of Computing Systems	216
TP 13.3	Threshold Canceling Logic (TCL): A Post-CMOS Logic Family Scalable Down to 0.02 μ m	218
TP 13.4	Optical Probing of Flip-Chip-Packaged Microprocessors	220
TP 13.5	Non-Invasive Timing Analysis of IBM G6 Microprocessor L1 Cache using Backside Time-Resolved Hot Electron Luminescence	222
TP 13.6	Reduced Substrate Noise Digital Design for Improving Embedded Analog Performance	224
TP 13.7	Accurate In-situ Measurement of Peak Noise and Signal Delay Induced by Interconnect Coupling	226

Session 14 Signal Processing for Multimedia

	Session Overview and Abstracts	228
TP 14.1	A 60MHz 240mW MPEG-4 Video-Phone LSI with 16Mb Embedded DRAM	230
TP 14.2	A 30Frames/s Megapixel Real-Time CMOS Image Processor	232
TP 14.3	A Parallel Vector Quantization Processor Eliminating Redundant Calculations for Real-time Motion Picture Compression	234
TP 14.4	A 200MHz 0.25W Packet Audio Terminal Processor for Voice-over-Internet Protocol Applications	236
TP 14.5	A 720 μ W 50MOPs 1V DSP for a Hearing Aid Chip Set	238

TP 14.6	A 4-Way VLIW Embedded Multimedia Processor	240
TP 14.7	A 7.1GB/s Low-Power 3D Rendering Engine in 2D Array Embedded Memory Logic CMOS	242
TP 14.8	Heterogeneous Multi-processor for the Management of Real-time Video & Graphics Streams	244

Session 15 High-Speed I / O

	Session Overview and Abstracts	246
TP 15.1	Dynamic Termination Output Driver for a 600MHz Microprocessor	248
TP 15.2	Embedded Low-Cost 1.2Gb/s Inter-IC Serial Data Link in 0.35 μ m CMOS	250
TP 15.3	A 90mW 4Gb/s Equalized I/O Circuit with Input Offset Cancellation	252
TP 15.4	A 1.25Gb/s CMOS Receiver Core with Plesiochronous Clocking Capability for Asynchronous Burst Data Acquisition	254
TP 15.5	A 2.4Gb/s/pin Simultaneous Bidirectional Parallel Link with Per Pin Skew Compensation	256
TP 15.6	A Scalable 32Gb/s Parallel Data Transceiver with On-chip Timing Calibration Circuits	258
TP 15.7	A 20Gb/s CMOS Multi-Channel Transmitter and Receiver Chip Set for Ultra-High Resolution Digital Display	260

Session 16 Non-Volatile and SRAM

	Session Overview and Abstracts	262
TP 16.1	A 16Mb 400MHz Loadless CMOS Four-Transistor SRAM Macro	264
TP 16.2	An 833MHz 1.5W 18Mb CMOS SRAM with 1.67Gb/s/pin	266
TP 16.3	The Future of Ferroelectric Memories	268
TP 16.4	A 128kb FeRAM Macro for a Contact/Contactless Smart Card Microcontroller	270
TP 16.5	A 0.4 μ m 3.3V 1T1C 4Mb Nonvolatile Ferroelectric RAM with Fixed Bit-line Reference Voltage Scheme and Data Protection Circuit	272
TP 16.6	A 40mm ² 3V 50MHz 64Mb 4-level Cell NOR Type Flash Memory	274
TP 16.7	A Channel-Erasing 1.8V Only 32Mb NOR Flash EEPROM with a Bit-Line Direct-Sensing Scheme	276

Tuesday Evening Discussion Sessions

TE 5	Can System LSI be a Technology Driver for the Coming Ten Years?	278
TE 6	RF and High-Speed Interfaces: 50 Ω or Freedom? Low-Differential or Custom?	280
TE 7	Home Networking: Wired or Wireless?	282
TE 8	Nostradamus II: Technology's Impact on the Next Millennium	284

Session 17 Logic and Systems

	Session Overview and Abstracts	286
WA 17.1	A 2nd Generation 440ps SOI 64b Adder	288
WA 17.2	Conditional-Capture Flip-Flop Technique for Statistical Power Reduction	290
WA 17.3	Asynchronous Interlocked Pipelined CMOS Circuits Operating at 3.3-4.5GHz	292
WA 17.4	A Dynamic Voltage Scaled Microprocessor System	294
WA 17.5	Clock-Powered CMOS VLSI Graphics Processor for Embedded Display Controller Application	296
WA 17.6	A Variable Frequency Parallel I/O Interface with Adaptive Power Supply Regulation	298

Session 18 Wireline Communications

	Session Overview and Abstracts	300
WA 18.1	A CMOS HDSL2 Analog Front-End	302
WA 18.2	A Broadband High-Voltage SLIC for a Splitter- and Transformer-less Combined ADSL-Lite/POTS Linecard	304
WA 18.3	A Gigabit Transceiver Chip Set for UTP CAT-6 Cables in Digital CMOS Technology	306
WA 18.4	A 3V Low-Power 0.25 μ m CMOS 100Mb/s Receiver for Fast Ethernet	308
WA 18.5	A Mixed-Signal DFE/FFE Receiver for 100Base-TX Applications	310
WA 18.6	CMOS 125MHz Fiber/TP Media Converter with Auto Offset Cancellation Post Amplifier and Pre-Emphasis LED Driver	312
WA 18.7	A Combined 10/125Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features	314

Session 19 Tech. Directions: High-Frequency Wireless

Session Overview and Abstracts		316
WA 19.1	Chip-package Co-design of a 5GHz RF Front-end for WLAN	318
WA 19.2	5GHz CMOS Radio Transceiver Front-End Chipset	320
WA 19.3	A 2V 5.1-5.8GHz Image-Reject Receiver with Wide Dynamic Range	322
WA 19.4	Low-Cost 60GHz-Band Antenna-Integrated Transmitter/Receiver Modules Utilizing Multi-Layer Low-Temperature Co-Fired Ceramic Technology	324
WA 19.5	76GHz Automotive Radar Chipset with Stabilizing Method for Face-Down High-Frequency Circuits	326
WA 19.6	Wireless Interconnection in a CMOS IC with Integrated Antennas	328
WA 19.7	Electromagnetically Shielded High-Q CMOS Compatible Copper Inductors	330

Session 20 Oversampling Converters

Session Overview and Abstracts		332
WA 20.1	A DC Measurement IC with 130nV _{pp} Noise in 10Hz	334
WA 20.2	A 2.5 MSample/s Multi-Bit $\Delta\Sigma$ CMOS ADC with 95dB SNR	336
WA 20.3	A 90dB SNR, 2.5MHz Output Rate ADC using Cascaded Multibit $\Delta\Sigma$ Modulation at 8x Oversampling Ratio	338
WA 20.4	A 10.7MHz IF-to-Baseband $\Sigma\Delta$ A/D Conversion System for AM/FM Radio Receivers	340
WA 20.5	A Two-Path Bandpass $\Sigma\Delta$ Modulator with Extended Noise Shaping	342
WA 20.6	A 120dB Multi-bit SC Audio DAC with Second-Order Noise Shaping	344

Session 21 Mixed-Signal Techniques

Session Overview and Abstracts		346
WA 21.1	A Mixed Digital-Analog 16b Microcontroller with 0.5Mb Flash Memory, On-Chip Power Supply, Physical Network Interface, and 40V I/O for Automotive Single-Chip Mechatronics	348

WA 21.2	A 1GHz Portable Digital Delay-Locked Loop with Infinite Phase Capture Ranges	350
WA 21.3	A 330MHz Low-Jitter and Fast-Locking Direct Skew Compensation DLL	352
WA 21.4	A 23mW 256-Tap 8MSample/s QPSK Matched Filter for DS-CDMA Cellular Telephony Using Recycling Integrator Correlators	354
WA 21.5	An Analog 0.25 μ m BiCMOS Tailbiting MAP Decoder	356
WA 21.6	A 550Mb/s GMR Read/Write Amplifier using 0.5 μ m 5V CMOS Process	358

Session 22 Technology Directions: Low-Power & Digital Techniques

Session Overview and Abstracts		360
WP 22.1	A Micropower Programmable DSP Powered using a MEMS-based Vibration-to-Electric Energy Converter	362
WP 22.2	Two Phase Non-Overlapping Clock Adiabatic Differential Cascode Voltage Switch Logic (ADCVSL)	364
WP 22.3	On-Chip Multi-GHz Clocking with Transmission Lines	366
WP 22.4	Delay Variability: Sources, Impacts and Trends	368
WP 22.5	DS-CDMA Wired Bus with Simple Interconnection Topology for Parallel Processing System LSIs	370
WP 22.6	IC Identification Circuit using Device Mismatch	372

Session 23 Wireless Building Blocks

Session Overview and Abstracts		374
WP 23.1	Improved Mixer IIP2 Through Dynamic Matching	376
WP 23.2	0.5-1V 2GHz RF Front-end Circuits in CMOS/SIMOX	378
WP 23.3	Ultra-Wide Dynamic Range 1.75dB Noise-Figure 900MHz CMOS LNA	380
WP 23.4	A 900MHz SOI Fully-Integrated RF Power Amplifier for Wireless Transceivers	382
WP 23.5	3 to 5GHz Quadrature Modulator and Demodulator using a Wideband Frequency-Doubling Phase Shifter	384

WP 23.6	A Low-Power Low-Noise Accurate Linear-in-dB Variable Gain Amplifier with 500MHz Bandwidth	386
WP 23.7	Integrated Adaptive Channel Selectivity for FM Receivers	388

Session 24 DRAM

	Session Overview and Abstracts	390
WP 24.1	A 8ns Random Cycle Embedded RAM Macro with Dual-port Interleaved DRAM Architecture (D ² RAM)	392
WP 24.2	A 56.8GB/s 0.18 μ m Embedded DRAM Macro with Dual Port Sense Amplifier for 3D Graphics Controller	394
WP 24.3	1GHz Fully Pipelined 3.7ns Address Access Time 8kx1024 Embedded DRAM Macro	396
WP 24.4	A 16MB Cache DRAM LSI with Internal 35.8GB/s Memory Bandwidth for Simultaneous Read and Write Operation	398
WP 24.5	New Architecture for Cost-Efficient High-Performance Multiple-Bank RDRAM	400
WP 24.6	A 0.18 μ m 256Mb DDR-SDRAM with Low Cost Post-Mold-Tuning Method for DLL Replica	402
WP 24.7	A 500Mb/s/pin Quadruple Data Rate SDRAM Interface using a Skew Cancellation Technique	404
WP 24.8	Antifuse EPROM Circuit for Field Programmable DRAM	406

Session 25 Next-Generation Microprocessors

	Session Overview and Abstracts	408
WP 25.1	UltraSPARC-III: a 3rd Generation 64b SPARC Microprocessor	410
WP 25.2	Implementation of a 3rd-Generation SPARC V9 64b Microprocessor	412
WP 25.3	A 450MHz 64b RISC Processor using Multiple Threshold Voltage CMOS	414
WP 25.4	A 200MHz Digital Communications Processor	416
WP 25.5	A 1GIPS 1W Single-Chip Tightly-Coupled Four-Way Multiprocessor with Architecture Support for Multiple Control Flow Execution	418
WP 25.6	A 1000-MIPS/W Microprocessor using Speed-Adaptive Threshold-Voltage CMOS with Forward Bias	420

WP 25.7	The First IA-64 Microprocessor: A Design for Highly-Parallel Execution	422
---------	--	-----

Session 26 Analog Techniques

	Session Overview and Abstracts	424
WP 26.1	A 700MSample/s 6b Read Channel A/D Converter with 7b Servo Mode	426
WP 26.2	A 6b 800MSample/s CMOS A/D Converter	428
WP 26.3	A Low-Phase-Noise CMOS LC Oscillator with a Ring Structure	430
WP 26.4	An Integrated Low-Phase-Noise Voltage Controlled Oscillator for Base Station Applications	432
WP 26.5	A 3V Mixed-Signal Baseband Processor IC for IS-95	434
WP 26.6	A Differential 160MHz Self-Terminating Adaptive CMOS Line Driver	436
WP 26.7	An On-chip Voltage Regulator using Switched Decoupling Capacitors	438
WP 26.8	An On-chip USB-powered Three-Phase Up/down DC/DC Converter in a Standard 3.3V CMOS Process	440
WP 26.9	A CMOS Bandgap Reference without Resistors	442

Conference Information:

	Continuations of ISSCC 2000 Papers	444
	ISSCC Short Course	480
	ISSCC Tutorials	482
	Index to Authors	484
	ISSCC 2000 Committees	490
	Conference Site Maps	493
	ISSCC 2001 Call for Papers	495
	Conference Timetable	496

**1999 IEEE INTERNATIONAL
SOLID-STATE CIRCUITS CONFERENCE
DIGEST of TECHNICAL PAPERS**

First Edition

February 1999

IEEE Catalog Number 99CH36278

Publisher: John H. Wuorinen, Castine, ME 04421

Session 1 Plenary Session

MA 1.1	The New Frontier Created by High-Bandwidth Digital Video Systems and Services	16
Haruo Nakatsuka		
ISSCC, SSSC, JSSC, and IEEE Awards Presentations 20		
MA 1.2	High Speed: Not the Only Way to Exploit the Intrinsic Computational Power of Silicon	22
T.A.C.M. Claasen		
MA 1.3	Broadband Communications ICs: Enabling High-Bandwidth Connectivity in the Home and Office	26
Henry Samueli		

Session 2 Disk-Drive Signal Processing

MP 2.1	A 450Mb/s Analog Front-End for PRML Read Channels	34
B. Bloodworth, P. Siniscalchi, G. De Veirman, A. Jezdic, R. Pierson, R. Sundararaman		
MP 2.2	A Trellis-Coded E²PRML Digital Read/Write Channel IC	36
Tzuwang Pan, Sang-Soo Lee, Vishnu Balan, Ralph Gee, YenyuHsieh, Paul Lai, Anping Liu, Larry Moser, Narendra Rao, Ravi Shenoy, Shih-Ming Shih, Xiaomin Si, Terry Tham, Danfeng Xu, Alfred Yeung, Tim Zaheri, Jerry Fan, Chung Chan, Hairong Gao, Jiazhi Yang, Yong Wang, Hemant Thapar, Mitsutoshi Sugawara, Yoshiyuki Tamura		
MP 2.3	A Mixed-Signal 120MSample/s PRML Solution for DVD Systems	38
Rex Baird, German Feyh, Jim Graba, Marty Hood, Keisuke Kato, Mike Kent, Matt Kostelnik, Diana Kuai, Kafai Leung, Yanning Lu, Chris Painter, Kaushik Patel, Dave Pietruszynski, Paul Romano, Chris Settje, Yih-Suey Shaw, Lou Supino, Masayuki Urabe, Sarah Zhu, Chris Zook		
MP 2.4	360Mb/s (400MHz) 1.1W 0.35μm CMOS PRML Read Channels with 6 Burst 8-20x Over-Sampling Digital Servo	40
Sehat Sutardja		

MP 2.5	260Mb/s Mixed-Signal Single-Chip Integrated System Electronics for Magnetic Hard Disk Drives	42
Siamack Nemazie, Aurangzeb K. Khan, Kaushik Popat, Duc-Ngoc Le, Steven Shiang-Jyh Chang, William Foland, Kinying Kwan, John Yu, Steven Yang, Roger McPherson, V. Dujari, Hirohiko Futakami, David Bonomi, Maoxin Wei, Baker Scott, Raghuraman Ganesan		
MP 2.6	A 3V 10-100 MHz Continuous-Time Seventh-Order 0.05° Equiripple Linear-Phase Filter	44
N. Rao, V. Balan, R. Contreras		
MP 2.7	A 300Mb/s BiCMOS Disk Drive Channel with Adaptive Analog Equalizer	46
A. Bishop, I. Chan, S. Aronson, P. Moran, K. Han, R. Cheng, K. K. Fitzpatrick, J. Stander, R. Chik, K. Kshonze, M. Aliahmad, J. Ngai, H. He, E. daVeiga, P. Bolte, C. Krasuk, B. Cerqua, R. Brown, P. Ziperovich, K. Fisher		

Session 3 Oversampled Modulators

MP 3.1	A 1.5V 1.0mW Audio $\Delta\Sigma$ Modulator with 98dB Dynamic Range	50
Abdulkerim L. Coban, Phillip E. Allen		
MP 3.2	A 1.8mW CMOS $\Sigma\Delta$ Modulator with Integrated Mixer for A/D Conversion of IF Signals	52
Lucien J. Breems, Eric J. van der Zwan, E. Carel Dijkmans, Johan H. Huijsing		
MP 3.3	A Nyquist-Rate Pipelined Oversampling A/D Converter	54
Susanne Paul, Hae-Seung Lee, John Goodrich, Titiimaea Alailima, Daniel Santiago		
MP 3.4	A 6th-Order Continuous-Time Bandpass $\Sigma\Delta$ Modulator for Digital Radio IF	56
J. van Engelen, R. van de Plassche, E. Stikvoort, A. Venes		
MP 3.5	A Bandpass Mismatch-Shaped Multi-Bit $\Sigma\Delta$ Switched-Capacitor DAC using Butterfly Shuffler	58
Haiqing Lin, Richard Schreier		
MP 3.6	A 100MHz IF, 400 MSample/s CMOS Direct-Conversion Bandpass $\Sigma\Delta$ Modulator	60
Hai Tao, John M. Khoury		
MP 3.7	A 400MHz 12b 18mW IF Digitizer with Mixer Inside a $\Sigma\Delta$ Modulator Loop	62
Ardeshir Namdar, Bosco H. Leung		

Session 4 RF and Analog Technologies

- MP 4.1 How SiGe Evolved into a Manufacturable Semiconductor Production Process** 66
S. Subbanna, D. Ahlgren, D. Haramé, B. Meyerson
- MP 4.2 A DECT Transceiver Chip Set Using SiGe Technology** 68
Matthias Bopp, Martin Alles, Meinolf Arens, Dirk Eichel, Stephan Gerlach, Rainer Götzfried, Frank Gruson, Michael Kocks, Gerald Krimmer, Reinhard Reimann, Bernd Roos, Martin Siegle, Jürgen Zieschang
- MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator** 70
Bendik Kleveland, Carlos H. Diaz, Dieter Vook, Liam Madden, Thomas H. Lee, S. Simon Wong
- MP 4.4 Fully-Integrated CMOS RF Amplifiers** 72
Brian Ballweber, Ravi Gupta, David J. Allstot
- MP 4.5 High-Frequency Analog Filters in Deep-Submicron CMOS Technology** 74
R. Castello, I. Bietti, F. Svelto
- MP 4.6 Analog Broadband Communication Circuits in Pure Digital Deep Sub-Micron CMOS** 76
Klaas Bult
- MP 4.7 Tunable, Switchable, High-Q VHF Microelectromechanical Bandpass Filters** 78
Clark T.-C. Nguyen, Ark-Chew Wong, Hao Ding
- MP 4.8 A 1.9GHz Micromachined-Based Low-Phase-Noise CMOS VCO** 80
Aleksander Dec, Ken Suyama
- MP 4.9 An Analog CMOS IC for Template Matching** 82
A. Ahmed Biyabani, L. Richard Carley, Takeo Kanade

Session 5 Microprocessors

- MP 5.1 A 500MHz 64b RISC CPU with 1.5MB On-Chip Cache** 86
Philip Barnes
- MP 5.2 600MHz G5 S/390 Microprocessor** 88
G. Northrop, R. Averill, K. Barkley, S. Carey, Y. Chan, Y.H. Chan, M. Check, D. Hoffman, W. Huott, B. Krumm, C. Krygowski, J. Liptay, M. Mayo, T. McNamara, T. McPherson, E. Schwarz, L. Sigal, T. Slegel, C. Webb, D. Webber, P. Williams

MP 5.3 Storage Hierarchy to Support a 600MHz G5 S/390 Microprocessor

90

Paul R. Turgeon, Pak-kin Mak, Donald Plass, Michael Blake, Michael Fee, Mark Fischer, Carl Ford, Glenn Holmes, Kathy Jackson, Christine Jones, Kevin Kark, Frank Malgioglio, Patrick Meaney, Edwin Pell, William Scarpero, A.E. Rick Seigler, William Shen, Gary Strait, Gary VanHuben, George Wellwood, Adrian Zuckerman

MP 5.4 A 7th-Generation x86 Microprocessor

92

Steven Hesley, Victor Andrade, Bob Burd, Greg Constant, Jeffrey Correll, Matthew Crowley, Michael Golden, Nancy Hopkins, Saiful Islam, Scott Johnson, Rabbani Khondker, Dirk Meyer, Jerry Moench, Hamid Partovi, Randy Posey, Fred Weber, John Yong

MP 5.5 An Out-of-Order Three-Way Superscalar Multimedia Floating-Point Unit

94

Alisa Scherer, Michael Golden, Norbert Juffa, Stephan Meier, Stuart Oberman, Hamid Partovi, Fred Weber

MP 5.6 450MHz PowerPC™ Microprocessor with Enhanced Instruction Set and Copper Interconnect

96

Jose Alvarez, Eric Barkin, Chai-Chin Chao, Brad Johnson, Mike D'Addeo, Franklin Lassandro, Carmine Nicoletta, Paresch Patel, Paul Reed, Doug Reid, Hector Sanchez, Joshua Siegel, Mike Snyder, Steve Sullivan, Scott Taylor, Minh Vo

MP 5.7 A 600MHz IA-32 Microprocessor with Enhanced Data Streaming for Graphics and Video

98

Stephen Fischer, Ramesh Senthinathan, Hamid Rangchi, Hadi Yazdanmehr

Session 6 Flash and Ferro Memory

MP 6.1 A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive

102

Daisaburo Takashima, Susumu Shuto, Iwao Kunishima, Hiroyuki Takenaka, Yukihito Oowaki, Shin-ichi Tanaka

MP 6.2 A 0.5µm 3V 1T1C 1Mb FRAM with a Variable Reference Bitline Voltage Scheme using a Fatigue-Free Reference Capacitor

104

T. Miyakawa, Sumio Tanaka, Y. Itoh, Y. Takeuchi, R. Ogiwara, S. Mano Doumae, H. Takenaka, I. Kunishima, S. Shuto, O. Hidaka, S. Ohtsuki, Shin-ichi Tanaka

MP 6.3 Multi-Mode and Multi-Level Technologies for FeRAM Embedded Reconfigurable Hardware

106

K. Asari, Y. Mitsuyama, T. Onoye, I. Shirakawa, H. Hirano, T. Honda, T. Otsuki, T. Baba, T. Meng

**MP 6.4 Multi-Phase-Driven Split-Word-Line
Ferroelectric Memory without Plate Line 108**

H. B. Kang, D. M. Kim, K. Y. Oh, J. S. Roh, J. J. Kim, J. H. Ahn,
H. G. Lee, D. C. Kim, W. Jo, H. M. Lee, S. M. Cho, H. J. Nam,
J. W. Lee, C. S. Kim

**MP 6.5 A 256Mb Multilevel Flash Memory with 2MB/s
Program Rate for Mass Storage Applications 110**

Atsushi Nozoe, Hiroaki Kotani, Tetsuya Tsujikawa, Keiichi Yoshida,
Kazunori Furusawa, Masataka Kato, Toshiaki Nishimoto,
Hitoshi Kume, Hideaki Kurata, Naoki Miyamoto, Shoji Kubono,
Michitaro Kanamitsu, Kenji Koda, Takeshi Nakayama,
Yasuhiro Kouro, Akira Hosogane, Natsuo Ajika, Kiyoteru Kobayashi

**MP 6.6 A 130mm² 256Mb NAND Flash with
Shallow Trench Isolation Technology 112**

Kenichi Imamiya, Yoshihisa Sugiura, Hiroshi Nakamura,
Toshihiko Himeno, Ken Takeuchi, Tamio Ikehashi,
Kazushige Kanda, Koji Hosono, Riichiro Shiota, Seiichi Aritome,
Kazuhiro Shimizu, Kazuo Hatakeyama, Koji Sakui

**MP 6.7 A 29mm² 1.8V-only 16Mb DINOR Flash Memory
with Gate-Protected Poly-Diode (GPPD)
Charge Pump 114**

Masaaki Mihara, Yoshikazu Miyawaki, Osamu Ishizaki,
Takashi Hayasaka, Kazuo Kobayashi, Tadashi Omae,
Hiroshi Kimura, Satoshi Shimizu, Hiromi Makimoto,
Yoshiki Kawajiri, Masashi Wada, Hirofumi Sonoyama, Jun Etoh

**MP 6.8 A 3.3V 90MHz Flash Memory Module
Embedded in a 32b RISC Microcontroller 116**

Mitsuru Hiraki, Toshihiro Tanaka, Yutaka Shinagawa, Kazufumi
Suzukawa, Masamichi Fujito, Yozo Kawai, Daisuke Mishina,
Takafumi Ohshima, Sonoko Abe, Hiroyuki Kubota, Takashi Yamaki,
Shigeru Takuma, Kazuyoshi Shiba, Kenichi Kuroda,
Hiroshi Ohsuga, Katsuhiko Masujima, Kiyoshi Matsubara

**Monday Evening
Discussion Sessions**

**ME1 "They Don't Make Engineers Like
They Used To..." 120**

**ME2 The Single-Chip Digital Mobile Radio:
Does it Really Make Sense? 122**

ME3 SRAMS in the Early 21st Century 124

**ME4 The Best and the Worst in 100 Years of
Digital IC Design 126**

**Session 7
MEMS, ICs, and Microsystems**

**TA 7.1 2D Magnetic Micro Fluxgate System with
Digital Signal Output 130**

Christoph Maier, Shoji Kawahito, Michael Schneider,
Martin Zimmermann, Henry Baltes

**TA 7.2 An Interface IC for A Capacitive Silicon μ
Accelerometer 132**

Navid Yazdi, Khalil Najafi

**TA 7.3 An SOI 0.6mV Offset Temperature-Compensated
Hall Sensor Readout IC for Automotive
Applications up to 200°C 134**

N. Kordas, S. Derksen, H.-L. Fiedler, M. Schmidt, A. Yasujima,
M. Matsui, S. Nagano, K. Ishibashi

**TA 7.4 A Programmable Mixed-Voltage Sensor
Readout Circuit and Bus Interface
with Built-In Self-Test 136**

Abhi V. Chavan, Andrew Mason, Uksong Kang, Kensall D. Wise

**TA 7.5 A 15x15mm² Single-Chip Fingerprint Sensor and
Identifier using Pixel-Parallel Processing 138**

Satoshi Shigematsu, Hiroki Morimura, Yasuyuki Tanabe,
Katsuyuki Machida

TA 7.6 A CMOS Micro Touch Pointer 140

Nicolò Manaresi, Roberto Rambaldi, Marco Tartagni,
Zsolt Miklos Kovacs, Roberto Guerrieri

**TA 7.7 A 100Frame/s CMOS Active Pixel Sensor for
3D-Gesture Recognition System 142**

Hiroki Miura, Hiroaki Ishiwata, Yoshinori Iida, Yoshiyuki Matunaga,
Shyunichi Numazaki, Akira Morisita, Naoko Umeki, Miwako Doi

**Session 8
Analog Techniques I**

**TA 8.1 A 14b 150MSample/s Update Rate
Q² Random Walk CMOS DAC 146**

J. Vandenbussche, G. Van der Plas, A. Van den Bosch,
W. Daems, G. Gielen, M. Steyaert, W. Sansen

**TA 8.2 A 14b 100MSample/s CMOS DAC Designed
for Spectral Performance 148**

Alexander R. Bugeja, Bang-Sup Song, Patrick L. Rakers,
Steven F. Gillig

**TA 8.3 A 110dB THD, 18mW DAC Using
Output Sampling and Feedback to
Reduce Distortion 150**

Axel Thomsen, Dan Kasha, Lei Wang, Wai Lee

TA 8.4	A Multi-Bit $\Delta\Sigma$ Audio DAC with 120dB Dynamic Range	152
Ichiro Fujimori, Akihiko Nogi, Tetsuro Sugimoto		
TA 8.5	PowerDAC: A Single-Chip Audio DAC with a 70%-Efficient Power Stage in 0.5μm CMOS	154
Kathleen Philips, John van den Homberg, Carel Dijkmans		
TA 8.6	An On-Chip High-Efficiency and Low-Noise DC/DC Converter Using Divided Switches with Current Control Technique	156
Shiro Sakiyama, Jun Kajiwara, Masayoshi Kinoshita, Katsuji Satomi, Katsuhiko Ohtani, Akira Matsuzawa		
TA 8.7	Damping-Factor-Control Frequency Compensation Technique for Low-Voltage Low-Power Large Capacitive Load Applications	158
Alex Ka Nang Leung, Philip K.T. Mok, Wing Hung Ki, Johnny K.O. Sin		

Session 9 Communications Techniques and ATM

TA 9.1	A 13.56MHz CMOS RF Identification Transponder Integrated Circuit with a Dedicated CPU	162
Shoichi Masui, Eiichi Ishii, Takanori Iwawaki, Yoshikazu Sugawara, Kikuzo Sawada		
TA 9.2	A CMOS Dual Channel, 100MHz - 1.1GHz Transmitter for Cable Applications	164
Marc Borremans, Carl De Ranter, Michiel Steyaert		
TA 9.3	A BiCMOS 300ns Attack-Time AGC Amplifier with Peak-Detect and Hold Feature for High-Speed Wireless ATM Systems	166
T. Drenski, L. Desclos, M. Madhian, H. Yoshida, H. Suzuki, T. Yamazaki		
TA 9.4	A 622Mb/s CMOS ATM Switch Access LSI with Maintenance Cycle Interleaved Pipeline Architecture	168
Toshitada Saito, Yoshimitsu Shimojo, Tetsu Nagamatsu, Jun Hasegawa, Toshio Fujisawa, Yuji Miyama, Noboru Yoshida, Yoshihisa Oyamada, Hisashi Irie, Kaoru Shinohara, Yasuyuki Hanagama, Kenji Sakaue, Kennichi Satoh, Hiroyuki Hayashida, Takashi Sasaki, Hiroshi Baba, Hidehiro Matsushita, Yasuharu Kabaya, Shoji Nomura, Yuichi Miyazawa, Akira Kanuma		
TA 9.5	A 622 Mb/s 256k ATM Resource Management Circuit	170
Philippe Gallay, Jacques Majos, Michel Servel		
TA 9.6	A 10Gb/s (1.25Gb/sx8) 4x2 CMOS/SIMOX ATM Switch	172
Eiji Oki, Naoaki Yamanaka, Yusuke Ohtomo		

Session 10 Clocking and Synchronization

TA 10.1	110GB/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock	176
Toshiro Takahashi, Takashi Muto, Yuji Shirai, Fumihiko Shirotori, Yoshifumi Takada, Akira Yamagiwa, Akira Nishida, Tadashi Kiyuna		
TA 10.2	A 750Mb/s 0.6μm CMOS Two-Phase Input Port using Self-Tested Self-Synchronization	178
Fenghao Mu, Christer Svensson		
TA 10.3	A 2B Parallel 1.25Gb/s Interconnect I/O Interface with Self-Configurable Link and Plesiochronous Clocking	180
Kohtaroh Gotoh, Hiroataka Tamura, Hideki Takauchi, Tsz shing Cheung, Weixin Gai, Yoichi Koyanagi, Richard Schober, Raghu Sastry, Frank Chen		
TA 10.4	Low-Skew Clock Generator with Dynamic Impedance and Delay Matching	182
Aris Balatsos, David Lewis		
TA 10.5	Dual-Loop Spread-Spectrum Clock Generator	184
Hung-Sung Li, Yu-Chi Cheng, Deepraj Puar		
TA 10.6	Clock Dithering for Electromagnetic Compliance using Spread-Spectrum Phase Modulation	186
Yongsam Moon, Deog-Kyoon Jeong, Gyudong Kim		

Session 11 High-Speed SRAM

TA 11.1	A 1.4ns Access 700MHz 288kb SRAM Macro with Expandable Architecture	190
Hiroshi Shimizu, Kenji Ijitsu, Hideo Akiyoshi, Keizo Aoyama, Hiroataka Takatsuka, Kou Watanabe, Ryota Nanjo, Yoshihiro Takao		
TA 11.2	A 500MHz 1.5MB Cache with On-Chip CPU	192
Jonathan Lachman, J. Michael Hill		
TA 11.3	A 0.29ns 32-Word by 32b Three-Port Bipolar Register File Implemented using a SiGe HBT BiCMOS Technology	194
Samuel A. Steidl, John F. McDonald		
TA 11.4	A 500MHz Pipelined Burst SRAM with Improved SER Immunity	196
Tomohisa Wada, Shigeki Ohbayashi, Hirotohi Sato, Kunihiko Kozaru, Yasuyuki Okamoto, Yoshiko Higashide, Tadayuki Shimizu, Yukio Maki, Rui Morimoto, Hisakazu Otoi, Tsuyoshi Koga, Hiroki Honda, Makoto Taniguchi, Yutaka Arita, Toru Shiomi		

TA 11.5 A 940MHz Data-Rate 8Mb CMOS SRAM 198
Geordie Braceras, Alan Roberts, John Connor, Reid Wistort,
Terry Frederick, Marcel Robillard, Stu Hall, Steve Burns, Matt Graf

**TA 11.6 An 18Mb, 12.3GB/s CMOS Pipeline-Burst Cache
SRAM with 1.54Gb/s/pin 200**
Cangsang Zhao, Uddalak Bhattacharya, Martin Denham,
Jim Kolousek, Yi Lu, Yong-Gee Ng, Novat Nintunze,
Kamal Sarkez, Hemmige Varadarajan

Session 12 Technology Directions: Emerging Microsystems for Portable Applications

**TP 12.1 10mW CMOS Retina and Classifier for
Handheld,1000 Images/s Optical Character
Recognition System 204**
Peter Masa, Pascal Heim, Edo Franzi, Xavier Arreguit,
Friedrich Heitger, Pierre Francois Ruedi, Pascal Nussbaum,
Pascal Pilloud, Eric Vittoz

**TP 12.2 A CMOS Vision Chip with SIMD Processing
Element Array for 1ms Image Processing 206**
M.Ishikawa, K.Ogawa, T.Komuro, I.Ishii

**TP 12.3 On-Chip Integrated CMOS Optical
Microspectrometer with Light-to-Frequency
Converter and Bus Interface 208**
G. de Graaf, J.H. Correia, M. Bartek, R.F. Wolffenbuttel

TP 12.4 Electronics of Single-Wall Carbon Nanotubes 210
Alan T. Johnson

**TP 12.5 A 160x120 Pixel Liquid-Crystal-on-Silicon
Microdisplay with an Adiabatic DACM 212**
J. Ammer, M. Bolotski, P. Alvelda, T. F. Knight, Jr.

**TP 12.6 A Wireless Single-Chip Telemetry-Powered
Neural Stimulation System 214**
Jeffrey A. Von Arx, Khalil Najafi

**TP 12.7 An Implantable Neuro-Stimulator Device
for a Retinal Prosthesis 216**
Mark Clements, Kasin Vichienchom, Wentai Liu, Chris Hughes,
Elliot McGucken, Chris DeMarco, Jeff Mueller, Mark Humayun,
Eugene De Juan, Jim Weiland, Rob Greenberg

Session 13 Wireless Circuits

**TP 13.1 A Wide-Band Direct Conversion Receiver for
WCDMA Applications 220**
Aarno Pärssinen, Jarkko Jussila, Jussi Ryyänen,
Lauri Sumanen, Kari Halonen

**TP 13.2 A 22mW NADC Receiver IF Chip with Integrated
Second IF Channel Filtering 222**
Antonio Montalvo, Alan Holden, Wen Suter, Christopher Angell,
Steven White, Nikolaus Klemmer, David Homol

**TP 13.3 Dual-Band High-Linearity Variable-Gain Low-
Noise Amplifiers for Wireless Applications 224**
Keng Leong Fong

**TP 13.4 2.1GHz Direct-Conversion GaAs Quadrature
Modulator IC for W-CDMA Base Station 226**
Junji Itoh, Mitsuru Nishitsuji, Osamu Ishikawa, Daisuke Ueda

**TP 13.5 A Single-Chip CMOS Direct-Conversion
Transceiver for 900MHz Spread-Spectrum
Digital Cordless Phones 228**
Thomas Cho, Eric Dukatz, Michael Mack, Donald MacNally,
Menno Marringa, Srenik Mehta, Christopher Nilson,
Laurence Plouvier, Shahriar Rabii

**TP 13.6 A Monolithic 3.7W Silicon Power Amplifier
with 59% PAE at 0.9GHz 230**
Werner Simbürger, Hans-Dieter Wohlmuth, Peter Weger

**TP 13.7 A 20mA-Receive 55mA-Transmit GSM
Transceiver in 0.25 μ m CMOS 232**
Paolo Orsatti, Francesco Piazza, Qiuting Huang, Toyota Morimoto

**TP 13.8 A 1.8V 14b Audio Front End CODEC for
Digital Cellular Phones 234**
Sergio Pernici, Carlo Pinna, Carmelo Condemi,
Pierangelo Confalonieri, Angelo Nagari, Germano Nicollini

Session 14 xDSL Signal Processors

TP 14.1 A 0.5 μ m CMOS ADSL Analog Front-End IC 238
J.P. Cornil, Z.Y. Chang, F. Louagie, W. Overmeire, J. Verfaille

TP 14.2 A CMOS Analog Front-End IC for DMT ADSL 240
Cormac Conroy, Samuel Sheng, Arnold Feldman, Gregory Uehara,
Alfred Yeung, Chih-Jen Hung, Vivek Subramanian, Patrick Chiang,
Paul Lai, Xiaomin Si, Jerry Fan, Denis Flynn, Meiqing He

TP 14.3 CODEC for Echo-Canceling, Full-Rate ADSL Modems 242

Richard Hester, Subhashish Mukherjee, Darryl Padgett, Donald Richardson, William Bright, Maher Sarraj, Michael Agah, Abdelatif Bellaouar, Irfan Chaudhry, James Hellums, Kazi Islam, Arash Loloee, Joe Nabicht, Frank Tsay, Glenn Westphal

TP 14.4 A 25kft 768kb/s CMOS Transceiver for Multiple Bit-Rate DSL 244

Michael Moyal, Martin Groepl, Thomas Blon

TP 14.5 An Integrated Analog Front-end for VDSL 246

Nicholas P. Sands, Eric Naviasky, William Evans, Martin Mengers, Kevin Faison, Craig Frost, Michael Casas, Michelle Williams

TP 14.6 A 70Mb/s Variable-Rate DMT-Based Modem for VDSL 248

Daniel Veithen, Paul Spruyt, Thierry Pollet, Miguel Peeters, Stijn Braet, Olivier Van de Wiel, Hugo Van De Weghe

TP 14.7 A 52Mb/s Universal DSL Transceiver IC 250

Robindra B. Joshi, Paul Yang, Huan-Chang Liu, Kenneth Kindsfater, Kelly Cameron, David Gee, Hung Vu, Gary Gorman, Shauhyuarn Tsai, Ada Hung, Raheel Khan, Owen Lee, Steve Tollefsrud, Erik C. Berg, Jind-Yeh Lee, Tom Kwan, Chi-hung Lin, Aaron Buchwald, David C. Jones, Henry Samuelli

TP 14.8 An Integrated Adaptive Analog Balancing Hybrid for Use in (A)DSL Modems 252

Frédéric Pécourt, Jörg Hauptmann, Aner Tenen

Session 15 Multimedia Processors

TP 15.1 A Microprocessor with a 128b CPU, 10 Floating-Point MACs, 4 Floating-Point Dividers, and an MPEG2 Decoder 256

Ken Kutaragi, Masakazu Suzuoki, Toshiyuki Hiroi, Hidetaka Magoshi, Shin'ichi Okamoto, Masaaki Oka, Akio Ohba, Yasuyuki Yamamoto, Makoto Furuhashi, Masayoshi Tanaka, Teiji Yutaka, Toyoshi Okada, Masato Nagamatsu, Yukihiko Urakawa, Masami Funyu, Atsushi Kunimatsu, Harutaka Goto, Kazuhiro Hashimoto, Nobuhiro Ide, Hiroaki Murakami, Yukio Ohtaguro, Akira Aono

TP 15.2 A High Bandwidth Superscalar Microprocessor for Multimedia Applications 258

F. Michael Raam, Rakesh Agarwal, Kamran Malik, Howard A. Landman, Haruyuki Tago, Tatsuo Teruyama, Toshiyuki Sakamoto, Takeshi Yoshida, Shinichi Yoshioka, Yukihiko Fujimoto, Tsuguo Kobayashi, Toshiyuki Hiroi, Masaaki Oka, Akio Ohba, Masakazu Suzuoki, Teiji Yutaka, Yasuyuki Yamamoto

TP 15.3 A 2.5 GFLOPS 6.5 Million Polygons/s 4-Way VLIW Geometry Processor with SIMD Instructions and a Software Bypass Mechanism 260

Naoshi Higaki, Hajime Kubosawa, Satoshi Ando, Hiromasa Takahashi, Yoshimi Asada, Hideaki Anbutso, Tomio Sato, Masato Sakate, Atsuhiko Suga, Michihide Kimura, Hideo Miyake, Hiroshi Okano, Akira Asato, Yasunori Kimura, Hiroshi Nakayama, Masayoshi Kimoto, Katsuji Hirochi, Hideki Saito, Norio Kaido, Yukihiko Nakagawa, Toshio Shimada

TP 15.4 A 32b 64-Matrix Parallel CMOS Processor 262

ShaoWei Pan, Yaron Ben-Arie, Effi Orian, Itzhak Barak, Yaniv Shapira, Shalom Bresticker, Hagai David, Hagai Folkman, Jacob Efrat, Leonid Tzukerman, Zion Dahan, Doron Kolton, Yehuda Shvager

TP 15.5 A Fully-Parallel 1Mb CAM LSI for Real-Time Pixel-Parallel Image Processing 264

Takeshi Ikenaga, Takeshi Ogura

TP 15.6 A Single-Chip MPEG-2 Video Audio and System Encoder 266

Govind Kizhepat, Kenneth Choy, Ronald Hinchley, Phillip Lowe, Roger Yip

TP 15.7 A Single-Chip CIF 30Hz H261, H263, and H263+ Video Encoder/Decoder with Embedded Display Controller 268

Michel Harrand, Jose Sanches, Alain Bellon, Joseph Bulone, Alain Tournier, Olivier Deygas, Jean-Claude Herluison, David Doise, Elisabeth Berrebi

TP 15.8 Flip-Flop Selection Technique for Power-Delay Trade-off 270

Mototsugu Hamada, Toshihiro Terazawa, Tatsuya Higashi, Shinji Kitabayashi, Shinji Mita, Yoshinori Watanabe, Masami Ashino, Hiroyuki Hara, Tadahiro Kuroda

Session 16 Digital Circuit Techniques

TP 16.1 A 1.9V I/O Buffer with Gate-Oxide Protection and Dynamic Bus Termination for 400MHz UltraSparc Microprocessor 274

Gajendra P. Singh, Raoul B. Salem

TP 16.2 A Versatile 3.3V/2.5V/1.8V CMOS I/O Driver Built in a 0.2µm 3.5nm Tox 1.8V CMOS Technology 276

Hector Sanchez, Joshua Siegel, Carmine Nicoletta, Jose Alvarez, Jim Nissen, Gian Gerosa

TP 16.3 A CMOS Interface Circuit for Detection of 1.2Gb/s RZ Data 278

Jafar Savoj, Behzad Razavi

TP 16.4 A 18 μ A-Standby-Current 1.8V 200MHz Microprocessor with Self Substrate-Biased Data-Retention Mode 280

Hiroyuki Mizuno, Koichiro Ishibashi, Takanori Shimura, Toshihiro Hattori, Susumu Narita, Kenji Shiozawa, Shuji Ikeda, Kunio Uchiyama

TP 16.5 Sense Amplifier-Based Flip-Flop 282

Borivoje Nikolic, Vladimir Stojanovic, Vojin G. Oklobdzija, Wenyan Jia, James Chiu, Michael Leung

TP 16.6 Asynchronous Sense Differential Logic 284

Bai-Sun Kong, Jeong-Don Im, Youn-Cheul Kim, Seong-Jin Jang, Young-Hyun Jun

TP 16.7 Low-Power Design of High-Capacitive CMOS Circuits Using a New Charge Sharing Scheme 286

Muhammad M. Khellah, Mohamed I. Elmasry

Tuesday Evening Discussion Sessions

TE5 Managing Innovation - An Oxymoron? 290

TE6 When Will MEMS Appear in Every Communication System? 292

TE7 Hardware is King, Software is Queen: Has Hardware Become a Second-Class Citizen to Software? 294

TE8 Who Controls the Value of Semiconductor Devices, IP Designers or Semiconductor Engineers? 296

Session 17 Image Sensors and Integrated Systems

WA 17.1 A 1/2-inch 1.3MPixel Progressive-Scan CCD Image Sensor Employing 0.25 μ m Gap Single-Layer Poly-Si Electrodes 300

Masayuki Furumiya, Keisuke Hatano, Yasutaka Nakashiba, Ichiro Murakami, Tohru Yamada, Takashi Nakano, Yukiya Kawakami, Toru Kawasaki, Yasuaki Hokari

WA 17.2 A 1/4-Inch 630k Pixel IT-CCD Image Sensor with High-Speed Capture Capability 302

Hiroyuki Yoshida, Isao Hirota, Atsuhiko Yamamoto, Kazuomi Ezo, Yuuichi Okazaki, Masao Kimura, Youji Takamura, Hiroyuki Mori, Yukio Fujita

WA 17.3 An Integrated 800x600 CMOS Imaging System 304

Woodward Yang, Oh-Bong Kwon, Ju-Il Lee, Gyu-Tae Hwang, Suk-Joong Lee

WA 17.4 Single-Chip Video Camera With Multiple Integrated Functions 306

Ulrich Ramacher, Ivo Koren, Heribert Geib, Christoph Heer, Thomas Kodytek, Jörg Werner, Jürgen Dohndorf, Jens-Uwe Schlüssler, Jerome Poidevin, Stephane Kirmser

WA 17.5 A 640x512 CMOS Image Sensor with Ultra-Wide Dynamic Range Floating-Point Pixel-Level ADC 308

David X.D. Yang, Abbas El Gamal, Boyd Fowler, Hui Tian

WA 17.6 A Locally Adaptive CMOS Image Sensor with 90dB Dynamic Range 310

O. Schrey, R. Hauschild, B.J. Hosticka, U. Iurgel, M. Schwarz

WA 17.7 A 250mW, 60Frames/s1280x720 Pixel 9b CMOS Digital Image Sensor 312

Barmak Mansoorian, Horng-Yue Yee, Steve Huang, Eric Fossum

Session 18 Nyquist ADCs

WA 18.1 A 12b Digital-Background-Calibrated Algorithmic ADC with -90dB THD 316

Ozan E. Erdogan, Paul J. Hurst, Stephen H. Lewis

WA 18.2 A 3.3V 10b 25MSample/s Two-Step ADC in 0.35 μ m CMOS 318

Hendrik van der Ploeg, Robert Remmers

WA 18.3 A 65mW 10b 40MSample/s BiCMOS Nyquist ADC in 0.8mm² 320

Gian Hoogzaad, Raf Roovers

WA 18.4 A 75mW 10b 20MSample/s CMOS Subranging ADC with 59dB SNDR 322

Brian Brandt, Joseph Lutsky

WA 18.5 A CMOS 6b 500MSample/s ADC for a Hard Disk Drive Read Channel 324

Yuko Tamba, Kazuo Yamakido

WA 18.6 A 6b 500MSample/s CMOS Flash ADC with a Background Interpolated Auto-Zeroing Technique 326

Kwangho Yoon, Sungkyung Park, Wonchan Kim

WA 18.7 Feedback Charge-Transfer Comparator with Zero Static Power 328

Koji Kotani, Tadahiro Ohmi

Session 19 Transceiver DSPs

WA 19.1 A Single-Chip Universal Digital Satellite Receiver with 480MHz IF Input 332

Alan Kwentus, Steven Jaffe, Sean Tsai, Hing-Tsun Hung, Vin Hue, Raheel Khan, Patrick Pai, Ray Gomez, Tom Kwan, Young-Shin, Darwin Cheung, Christopher Ward, Kenneth Choi, Klaas Bult, Mong-kai Ku, Kelly Cameron, Jason Demas, Charles Reames, Henry Samueli

WA 19.2 A Single Chip Universal Cable Set-Top Box/Modem Transceiver 334

Lionel D'Luna, Loke Tan, Dean Mueller, Joe Laskowski, Kelly Cameron, Jind-Yeh Lee, David Gee, Jason Monroe, Hon-Man Law, Jason Chang, Myles Wakayama, Tom Kwan, Chi-Hung Lin, Aaron Buchwald, Tarek Kaylani, Fang Lu, Tom Spieker, Robert Hawley, Henry Samueli

WA 19.3 A Digital Television Demodulator IC with 256 Tap Equalizer 336

Kalyan Mondal, Jonathan Y. Boo, Mary Lee Carlomagno, Obed Duardo, Christine M. Gerveshi, Hong Jiang, Henry S. Li, Hyesook Lim, S. Naganathan, Robert A. Resuta, William J. Santulli, Charles A. Webb, Harry T. Weston, Gene A. Wilson, Les J. Wu, Fan You, James C. Lui, K. J. Raghunath, Hashem Farrokh, Lincoln M. Pierce, Marta Rambaud, Ed Micca, Mallik P. Moturi

WA 19.4 A 4-Channel Diversity QAM Receiver for Broadband Wireless Communications 338

Jeffrey S. Putnam, Henry Samueli

WA 19.5 An All-Digital IF GPS Synchronizer for Portable Applications 340

Won Namgoong, Sydney Reader, Teresa Meng

WA 19.6 A 755 Mb/s Viterbi Decoder for the RM (64, 35, 8) Subcode 342

Eric B. Nakamura, Gregory T. Uehara, Cecilia W. P. Chu, Shu Lin

Session 20 Clock and Data Recovery

WA 20.1 A 250MHz Low Jitter Adaptive Bandwidth PLL 346

Joonsuk Lee, Beomsup Kim

WA 20.2 A 0.155, 0.622, and 2.488Gb/s Automatic Bit Rate Selecting Clock and Data Recovery IC for Bit Rate Transparent SDH-Systems 348

J. Christoph Scheytt, Gerhard Hanke, Ulrich Langmann

WA 20.3 An Auto-Ranging 50-210Mb/s Clock Recovery Circuit with a Time-to-Digital Converter 350

Joonbae Park, Wonchan Kim

WA 20.4 A 0.5 - 3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver 352

Richard Gu, James M. Tran, Heng-Chih Lin, Ah-Lyan Yee, Martin Izzard

WA 20.5 A 1Gb/s CMOS Clock and Data Recovery Circuit 354

Hui Wang, Richard Nottenburg

WA 20.6 A 2-1600MHz 1.2-2.5V CMOS Clock-Recovery PLL with Feedback Phase-Selection and Averaging Phase-Interpolation for Jitter Reduction 356

Patrik Larsson

Session 21 Technology Directions: Digital Technologies

WA 21.1 Experience of IP-Reuse in System-on-Chip Design for ADSL 360

Mark Genoe, Philippe Delforge, Eric Schutz

WA 21.2 Trends Toward Spatial Computing Architectures 362

André DeHon

WA 21.3 A Dynamically Reconfigurable Logic Engine with a Multi-Context/Multi-Mode Unified-Cell Architecture 364

Taro Fujii, Ko-ichiro Furuta, Masato Motomura, Masahiro Nomura, Masayuki Mizuno, Ken-ichiro Anjo, Kazutoshi Wakabayashi, Yoshinori Hirota, Yo-etsu Nakazawa, Hiroshi Ito, Masakazu Yamashina

WA 21.4 The Impact of Technology Evolution and Scaling on Electrostatic Discharge (ESD) Protection in High-Pin Count High-Performance Microprocessors 366

Steven H. Voldman

WA 21.5 A Fault-Detecting 400MHz Floating-Point Unit for a Massively-Parallel Computer 368

Norio Ohkubo, Tatsuya Kawashimo, Makoto Suzuki, Yuji Suzuki, Jun Kikuchi, Masahiro Tokoro, Ryo Yamagata, Eiki Kamada, Takeo Yamashita, Teruhisa Shimizu, Tohru Hashimoto, Toshiko Isobe

WA 21.6 Access Optimizer to Overcome the "Future Walls of Embedded DRAMs" in the Era of Systems on Silicon 370

Takao Watanabe, Kazushige Ayukawa, Seiji Miura, Makoto Toda, Tetsuya Iwamura, Kouichi Hoshi, Jun Sato, Kazumasa Yanagisawa

WA 21.7 Picosecond Imaging Circuit Analysis of the POWER3 Clock Distribution 372

P.N. Sanda, D.R. Knebel, J.A. Kash, H.F. Casal, J.C. Tsang, E. Seewann, M. Papermaster

Session 22 Optical Links

- WP 22.1 Si Bipolar 3.3V Transmitter/Receiver IC Chip Set for 1Gb/s 12-Channel Parallel Optical** 376
Katsuji Kaminishi, Hideto Furuyama, Kenji Kojima, Kenji Hirakawa
- WP 22.2 A 12-Channel Data-Format-Free 1Gb/s/ch Parallel Optical Receiver** 378
Ichiro Hatakeyama, Takeshi Nagahori, Kazunori Miyoshi, Yasuaki Nukada, Toshifumi Shine, Takeshi Watanabe, Akihiro Uda, Kazuhiro Shiba
- WP 22.3 A SiGe Single Chip 3.3V Receiver IC for 10Gb/s Optical Communication Systems** 380
Takenori Morikawa, Masaaki Soda, Satomi Shioiri, Takasuke Hashimoto, Fumihiko Sato, Katsumi Emura
- WP 22.4 A 60dB Gain 55dB Dynamic Range 10Gb/s Broadband SiGe HBT Limiting Amplifier** 382
Yuriy M.Greshishchev, Peter Schvan
- WP 22.5 High-Bandwidth BiCMOS OEIC for Optical Storage Systems** 384
Horst Zimmermann, Knut Kieschnick, Marc Heise, Holger Pless
- WP 22.6 15mW, 155Mb/s CMOS Burst-Mode Laser Driver with Automatic Power Control and End-of-Life Detection** 386
Eduard Säckinger, Yusuke Ota, Thaddeus J. Gabara, Wilhelm C. Fischer
- WP 22.7 Optical Transceiver Formed with Fiber-Embedded Lightwave Circuit on Silicon Substrate** 388
Tomoaki Uno, Masahiro Mitsuda, Masahiro Kito, Hiroaki Asano, Masato Ishino, Genji Tohmon, Yasushi Matsui

Session 23 Analog Techniques II

- WP 23.1 A 450kHz CMOS Gm-C Bandpass Filter with $\pm 0.5\%$ Center Frequency Accuracy for On-Chip PDC IF Receivers** 392
Hiroshi Yamazaki, Kazuaki Oishi, Kunihiko Gotoh
- WA 23.2 A 2.5V, 30MHz-100MHz, 7th-Order, Equiripple Group-Delay Continuous-Time Filter and Variable-Gain Amplifier Implemented in 0.25 μ m CMOS** 394
Venu Gopinathan, Maurice Tarsia, Davy Choi
- WP 23.3 A 2.5Gb/s Adaptive Cable Equalizer** 396
Mohammad Hossein Shakiba

- WP 23.4 A 13mW 500kHz Data Acquisition IC with 4.5 Digit DC and 0.02% Accurate True-RMS Extraction** 398
Eric J. van der Zwan, Robert H.M. van Veldhoven, Peter A.C.M. Nuijten, E. Carel Dijkmans, Steven D. Swift
- WP 23.5 A 200Ms/s 10mW Switched-Capacitor Filter in 0.5 μ m CMOS Technology** 400
F. Severi, A. Baschiroto, R. Castello
- WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator** 402
Christopher Lam, Behzad Razavi
- WP 23.7 A 6.5GHz Monolithic CMOS Voltage-Controlled Oscillator** 404
Ting-Ping Liu
- WP 23.8 A 9.8GHz Back-Gate Tuned VCO in 0.35 μ m CMOS** 406
HongMo Wang

Session 24 DRAM

- WP 24.1 A 1.6GB/s DRAM with Flexible Mapping Redundancy Technique and Additional Refresh Scheme** 410
Satoru Takase, Natsuki Kushiyama
- WP 24.2 A 2.5V 333Mb/s/pin 1Gb Double Data Rate SDRAM** 412
Hongil Yoon, Gi Won Cha, Chang Sik Yoo, Nam Jong Kim, Keum Yong Kim, Chang Ho Lee, Kyu Nam Lim, Kyu Chan Lee, Jun Young Jeon, Tae Sung Jung, Hong Sik Jeong, Tae Young Jeong, Ki Nam Kim, Soo In Cho
- WP 24.3 A 800MB/s 72Mb SLDRAM with Digitally Calibrated DLL** 414
Lluís Paris, Jamal Benzreba, Paul DeMone, Matt Dunn, Leanna Falkenhagen, Peter Gillingham, Ian Harrison, Wendy He, Don MacDonald, Malcolm MacIntosh, Bruce Millar, Kang Wu, Hak-June Oh, Joerg Stender, Vincent Chen, John Wu
- WP 24.4 64Mb 6.8ns Random ROW Access DRAM Macro for ASICs** 416
Tohru Kimura, Koichi Takeda, Yoshiharu Aimoto, Noritsugu Nakamura, Takahiro Iwasaki, Youetsu Nakazawa, Hideo Toyoshima, Masayuki Hamada, Mitsuhiro Togo, Hajime Nobusawa, Takaho Tanigawa

WP 24.5 A 250Mb/s/pin 1Gb Double Data Rate SDRAM with a Bi-Directional Delay and an Inter-Bank Shared Redundancy Scheme 418

Yasuhiro Takai, Mamoru Fujita, Kyoichi Nagata, Satoshi Isa, Shigeyuki Nakazawa, Atsunori Hirobe, Hiroaki Ohkubo, Masato Sakao, Shinichi Horiba, Tadashi Fukase, Yoshihiro Takaishi, Makoto Matsuo, Masahiro Komuro, Tetsuya Uchida, Takashi Sakoh, Kanta Saino, Shirou Uchiyama, Yuichi Takada, Junichi Sekine, Nobuko Nakanishi, Takeshi Oikawa, Masahiko Igeta, Hiroyoshi Tanabe, Hidenobu Miyamoto, Takeo Hashimoto, Hiromu Yamaguchi, Kuniaki Koyama, Yasuo Kobayashi, Takashi Okuda

WP 24.6 A 12ns 8MB DRAM Secondary Cache for a 64b Microprocessor 420

Isao Naritake, Tadahiko Sugibayashi, Yuji Nakajima, Satoshi Utsugi, Masayuki Hamada, Mitsuhiro Togo, Ryo Kubota, Takuya Fujii, Norifumi Yoshimatsu, Hirokazu Hatayama, Tatsunori Murotani, Takashi Okuda

WP 24.7 A 390mm² 16 Bank 1Gb DDR SDRAM with Hybrid Bitline Architecture 422

Toshiaki Kirihiata, Gerhard Mueller, Brian Ji, Gerd Frankowsky, John Ross, Hartmud Terletzki, Dmitry Netis, Oliver Weinfurtnner, David Hanson, Gabriel Daniel, Louis Hsu, Daniel Storaska, Armin Reith, Marco Hug, Kevin Guay, Manfred Selz, Peter Poechmueller, Heinz Hoenigschmid, Matthew Wordeman

WP 25.3 A 580MHz RISC Microprocessor in SOI 430
M. Canada, C. Akrouf, D. Cawthron, J. Corr, S. Geissler, R. Houle, P. Kartschoke, D. Kramer, P. McCormick, N. Rohrer, G. Salem, L. Warriner

WP 25.4 A 0.25 μ m 600MHz 1.5V SOI 64b ALPHATM Microprocessor 432

Young Wug Kim, Sung Bae Park, Young Gun Ko, Kwang Il Kim, Il Kwon Kim, Kum Jong Bae, Kyung Wook Lee, Jin Oh Yu, Uin Chung, Kwang Pyuk Suh

WP 25.5 Performance Characteristics of SOI DRAM for Low-Power Application 434

Jong-Woo Park, Yun-Gi Kim, Il-Kwon Kim, Kyu-Charn Park, Hongil Yoon, Kyu-Chan Lee, Tae-Sung Jung

WP 25.6 A SOI Specific PLL for 1GHz Microprocessors in 0.25 μ m 1.8V CMOS 436

James P. Eckhardt, Paul D. Muench

WP 25.7 A 0.2 μ m 1.8V SOI 550MHz 64b PowerPC Microprocessor with Copper Interconnects 438

David H. Allen, Anthony G. Aipperspach, Dennis T. Cox, Nghia V. Phan, Salvatore N. Storino

**Session 25
Digital/Technology Directions
Joint Session:
SOI Microprocessors and Memory**

WP 25.1 Partially-Depleted SOI Technology for Digital Logic 426

Ghavam G. Shahidi, Atul Ajmera, Fariborz Assaderaghi, Ronald J. Bolam, Effendi Leobandung, Werner Rausch, David Sankus, Dominic Schepis, Lawrence F. Wagner, Kun Wu, Bijan Davari

WP 25.2 SOI Technology Performance and Modelling 428
J. L. Pelloie, A. J. Auberton-Hervy, C. Raynaud, O. Faynot

Conference Information:

Continuations of ISSCC'99 Papers	440
ISSCC Short Course	490
ISSCC Tutorials	492
Index to Authors	494
ISSCC'99 Committees	502
Conference Site Maps	505
ISSCC'2000 Call for Papers	507
Conference Timetable	508

**1998 IEEE INTERNATIONAL
SOLID-STATE CIRCUITS CONFERENCE
DIGEST of TECHNICAL PAPERS**

First Edition

February 1998

IEEE Catalog Number 98CH36156

Publisher: John H. Wuorinen, Castine, ME 04421

Foreword	3
----------	---

Session 1 Plenary Session

TA 1.1: Challenges in Semiconductor Technology for Multi-Megabit Network Services	16
M. Nakamura	
TA 1.2: GSM and Beyond - The Future of the Access Network	22
J. Danneels	
TA 1.3: The Global Positioning System: Challenges in Bringing GPS to Mainstream Consumers	26
Kanwar Chadha	

Session 2 Video and Multimedia Signal Processing

TP 2.1: A 100mm² 0.95W Single-Chip MPEG2 MP@ML Video Encoder with a 128GOPS Motion Estimator and a Multi-Tasking RISC-Type Controller	30
Eiji Miyagoshi, Toshiyuki Araki, Takuya Sayama, Akihiko Ohtani, Takayuki Minemaru, Kiyoshi Okamoto, Hisashi Kodama, Takayuki Morishige, Akihiro Watabe, Katsuji Aoki, Toshimasa Mitsumori, Hiroshi Imanishi, Takuya Jinbo, Yasushi Tanaka, Masayuki Taniyama, Takaaki Shingou, Tadashi Fukumoto, Hiroyori Morimoto, Kunitoshi Aono	
TP 2.2: A 1.2W Single-Chip MPEG2 MP@ML Video Encoder LSI including Wide Search Range Motion Estimation and 81MOPS Controller	32
Eiji Ogura, Masatoshi Takashima, Daisuke Hiranaka, Toshiro Ishikawa, Yukio Yanagita, Shuji Suzuki, Tokuya Fukuda, Toshiyuki Ishii	
TP 2.3: WITHDRAWN	34
TP 2.4: A 60mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme	36
Masafumi Takahashi, Mototsugu Hamada, Tsuyoshi Nishikawa, Hideho Arakida, Yoshiaki Tsuboi, Tetsuya Fujita, Fumihito Hatori, Shinji Mita, Kojirou Suzuki, Akihiko Chiba, Toshihiro Terazawa, Fumihiko Sano, Yoshinori Watanabe, Hiroshi Momose, Kimiyoshi Usami, Mutsunori Igarashi, Takashi Ishikawa, Masahiro Kanazawa, Tadahiro Kuroda, Tohru Furuyama	

TP 2.5: 0.5μm CMOS Circuits performing OFDM Demodulation and Channel Estimation/Correction for Digital Terrestrial TV Applications	38
--	-----------

C. Del Toso, P. Combelles, P. Pénard, P. Senn, J-L. Sicre, L. Lauer, L. Soyer, J. Galbrun, F. Scalise

TP 2.6: A Power-Efficient Single-Chip OFDM Demodulator and Channel Decoder for Multimedia Broadcasting	40
---	-----------

Jos A. Huisken, Marco J.G. Bekooij, Gerard C.M. Gielis, Paul W.F. Gruijters, Frank P.J. Welten

Session 3 Transceivers and Power Amplifiers

TP 3.1: A 900MHz Transceiver Chipset for Two-Way Paging Applications	44
---	-----------

Sergio A. Sanielevici, Kenneth R. Cioffi, Bahman Ahrari, Paul S. Stephenson, David L. Skoglund, Masoud Zargari

TP 3.2: A CMOS IF Transceiver for Narrowband PCS	46
---	-----------

Tod Paulus, Shyam Somayajula, Thad Miller Kyong Choi, Brian Trotter, Donald Kerth

TP 3.3: A Single-Chip CMOS Transceiver for DCS-1800 Wireless Communications	48
--	-----------

Michiel Steyaert, Marc Borremans, Johan Janssens, Bram De Muer, Nobuyuki Itoh, Jan Craninckx, Jan Crols, Eiji Morifuji, Hisayo Sasaki Momose, Willy Sansen

TP 3.4: A 3.6V 4W 0.2cc Si Power-MOS-Amplifier Module for GSM Handset Phones	50
---	-----------

Isao Yoshida, Mineo Katsueda, Masatoshi Morikawa, Yoshikuni Matsunaga, Tohru Fujioka, Masao Hotta, Yasuhiro Nunogawa, Kunio Kobayashi, Shuichi Shimuzu, Minoru Nagata

TP 3.5: A 2.7-5.5V 0.2-1W BiCMOS RF Driver Amplifier IC with Closed-loop Power Control and Biasing	52
---	-----------

S. Wong, S. Luo, L. Hadley

TP 3.6: An IC for Linearizing RF Power Amplifiers using Envelope Elimination and Restoration	54
---	-----------

David Su, William McFarland

Session 4 Oversampling Converters

TP 4.1:	An Audio DAC with 90dB Linearity using MOS to Metal-Metal Charge Transfer	58
Louis A. Williams III		
TP 4.2:	A 1.5V, 4.1mW Dual-Channel Audio Delta-Sigma D/A Converter Session	60
Ichiro Fujimori, Tetsuro Sugimoto		
TP 4.3:	A 113dB SNR Oversampling DAC with Segmented Noise-Shaped Scrambling	62
Robert Adams, Khiem Nguyen, Karl Sweetland		
TP 4.4:	A 100kHz 9.6mW Multi-bit $\Delta\Sigma$ DAC and ADC using Noise Shaping Dynamic Elements Matching with Tree Structure	64
Akira Yasuda, Hiroshi Tanimoto, Tetsuya Iida		
TP 4.5:	WITHDRAWN	66
TP 4.6:	A 900mV 40mW Switched Opamp $\Delta\Sigma$ Modulator with 77dB Dynamic Range	68
Vincenzo Peluso, Peter Vancorenland, Augusto Marques, Michiel Steyaert, Willy Sansen		

Session 5 DRAM

TP 5.1:	A Configurable DRAM Macro Design for 2112 Derivative Organizations to be Synthesized Using a Memory Generator	72
T. Yabe, S. Miyano, K. Sato, M. Wada, R. Haga, O. Wada, M. Enkaku, T. Hojo, K. Mimoto, M. Tazawa ¹ , T. Ohkubo ¹ , K. Numata		
TP 5.2:	An ASIC Library Granular DRAM Macro with Built-In Self Test	74
Jeffrey Dreibelbis, John Barth Jr., Rex Kho, Howard Kalter		
TP 5.3:	500Mb/s Non-Precharged Data Bus for High-Speed DRAM	76
Miyoshi Saito, Junji Ogawa, Shigetoshi Wakayama, Hirota Tamura, Hisakatsu Araki, Tsz-Shing Cheung, Kohtaroh Gotoh, Toshiya Nishi, Michiari Kawano, Tadao Aikawa, Takaaki Suzuki, Masao Taguchi, Takeshi Imamura		
TP 5.4:	A 220mm² 4 and 8 Bank 256Mb SDRAM with Single-Sided Stitched WL Architecture	78
T. Kirihaata, M. Gall, K. Hosokawa, J-M. Dortu, H. Wong, K.-P. Pfefferl, B. Ji, O. Weinfurter, J. DeBrosse, H. Terletzki, M. Selz, W. Ellis, M. Wordeman, O. Kiehl		

TP 5.5:	A 256Mb SDRAM with Subthreshold Leakage Current Suppression	80
Masatoshi Hasegawa, Masayuki Nakamura, Seiji Narui, Sadayuki Ohkuma, Yasushi Kawase, Hitoshi Endoh, Shinichi Miyatake, Takesada Akiba, Keizo Kawakita, Makoto Yoshida, Satoru Yamada, Toshihiro Sekiguchi, Isamu Asano, Yoshitaka Tadaki, Ryo Nagai, Syuichi Miyaoka, Kazuhiko Kajigaya, Masashi Horiguchi, Yoshi-nobu Nakagome		
TP 5.6:	A 1Gb SDRAM with Ground Level Precharged Bitline and Non-Boosted 2.1V Word Line	82
Satoshi Eto, Masato Matsumiya, Masato Takita, Yuki Ishii, Toshikazu Nakamura, Kuninori Kawabata, Hideki Kano, Ayako Kitamoto, Toshimi Ikeda, Toru Koga, Mitsuhiko Higashiho ¹ , Yuji Serizawa, Kazuo Itabashi, Osamu Tsuboi, Yuji Yokoyama, Masao Taguchi		

Session 6 Technology Directions: Deep Sub-Micron and Digital Directions

TP 6.1:	Beyond Superscalar RISC, What Next? An Almost Unbiased View	86
David A Luick		
TP 6.2:	A Sub-0.1μm Circuit Design with Substrate-over-Biasing	88
Y. Oowaki, M. Noguchi, S. Takagi, D. Takashima, M. Ono, Y. Matsunaga, K. Sunouchi, H. Kawaguchiya ¹ , S. Matsuda, M. Kamoshida, T. Fuse, S. Watanabe, A. Toriumi, S. Manabe, A. Hojo		
TP 6.3:	Statistical Circuit Characterization for Deep-Submicron CMOS Designs	90
James Chen, Michael Orshansky, Chenming Hu, C-P. Wan		
TP 6.4:	Multi-Chip Module with Optical Interconnection for Parallel Processor System	92
Mitsumasa Koyanagi, Takuji Matsumoto, Tamio Shimatani, Keiichi Hirano, Hiroyuki Kurino, Reiji Aibara, Yasuhiro Kuwana, Norihiko Kuroishi, Tetsuro Kawata, Nobuaki Miyakawa		
TP 6.5:	A 1M Synapse Self-Learning Digital Neural Network Chip	94
Osamu Saito, Kimihisa Aihara, Osamu Fujita, Kuniharu Uchimura		
TP 6.6:	Bulk Spin Quantum Computation: Toward Large-Scale Quantum Computation	96
Isaac L. Chuang, Lieven M.K. Vandersypen, James S. Harris		

Discussion Sessions

TE 1:	Three Decades of DRAM Development, Debates, and Distinction	98
TE 2:	How Much Analog is Going to Survive on Large Digital Chips?	100
TE 3:	Deep Sub 1V, SOI or Bulk CMOS?	102
TE 4:	Will Power Limit Microprocessor Performance?	104

Session 7 Low-Power and Signal-Processing Applications

FA 7.1:	An 85 μ W Asynchronous Filter-Bank for a Digital Hearing Aid	108
Lars Nielsen, Jens Sparsø		
FA 7.2:	A 1Mbs Energy/Security Scalable Encryption Processor using Adaptive Width and Supply	110
James Goodman, Anantha P. Chandrakasan		
FA 7.3:	A 1V 350 μ W Voice-Controlled H.263 Video Decoder for Portable Applications	112
L. Bolcioni, M. Borgatti, M. Felici, R. Rambaldi, R. Guerrieri		
FA 7.4:	A 0.4W Mixed-Signal Digital Storage Oscilloscope Processor with Moire Prevention, Embedded 393kb RAM and 50MSample/s 8b ADC	114
M. Vertregt, W. Rey, M. Boonen, J. Verhaegh, W. Wiertsema		
FA 7.5:	An 0.8 μ m CMOS Mixed Analog-Digital Integrated Audiometric System	116
Simona Brigati, Fabrizio Francesconi, Guido Grassi, Davide Lissoni, Piero Malcovati, Antonella Nobile, Matteo Poletti, Franco Maloberti		
FA 7.6:	A High-Precision 1024-point FFT Processor for 2D Convolution	118
Matthias Wosnitza, Marco Cavadini, Markus Thaler, Gerhard Tröster		

Session 8 Wireless Receivers

FA 8.1:	A 115mW CMOS GPS Receiver	122
D. Shaeffer, A. Shahani, S. Mohan, H. Samavati, H. Rategh, M. Hershenson, M. Xu, C. Yue, D. Eddleman, T. Lee		
FA 8.2:	A 900MHz/1.8GHz CMOS Receiver for Dual Band Applications	124
S. Wu, B. Razavi		
FA 8.3:	A Direct Conversion L-Band Tuner for Digital DBS	126
S. Brett, G. Stanton		
FA 8.4:	A 2V, 600mA, 1GHz, BiCMOS Super-Regenerative Receiver	128
Patrick Favre, Norbert Joehl, Michel Declercq, Catherine Dehollain, Philippe Deval		
FA 8.5:	A Global Car Radio IC With Inaudible Signal Quality Checks	130
K. Kianush, C. Vaucher		
FA 8.6:	A Fully Integrated CMOS 900MHz LNA utilizing Monolithic Transformers	132
Jian-jun Zhou, David J. Allstot		
FA 8.7:	4GHz and 13GHz Tuned Amplifiers Implemented in a 0.1 μ m CMOS Technology on SOI and SOS Substrates	134
K-H. Kim, Y-C. Ho, B. Floyd, C. Wann, Y. Taur, I. Lagnado, K. O		

Session 9 ADCs

FA 9.1:	A Single-Ended 12b 20MSample/s Self-Calibrating Pipeline A/D Converter	138
I. Opris, L. Lewicki, B. Wong		
FA 9.2:	Digital Background Calibration of a 10b 40MSample/s Parallel Pipelined ADC	140
D. Fu, K. Dyer, S. Lewis, P. Hurst		
FA 9.3:	Analog Background Calibration of a 10b 40MSample/s Parallel Pipelined ADC	142
K. Dyer, D. Fu, S. Lewis, P. Hurst		

FA 9.4: A Continuously-Calibrated 10MSample/s 12b 3.3V ADC 144
J. Ingino Jr., B. Wooley

FA 9.5: 8b 75MSample/s 70mW Parallel Pipelined ADC Incorporating Double Sampling 146
W. Bright

FA 9.6: A 5.75b 350MSample/s or 6.75b 150MSample/s Reconfigurable Flash ADC for a PRML Read Channel 148
P. Setty, J. Barner, J. Plany, H. Burger, J. Sonntag

FA 9.7: A 400MSample/s 6b CMOS Folding and Interpolating ADC 150
M. Flynn, B. Sheahan

FA 9.8: Data Conversion A CMOS 6b 400MSample/s ADC with Error Correction 152
Sanroku Tsukamoto, Toshiaki Endo, William G. Schofield

Session 10 High-Speed Chip-to-Chip Connections

FA 10.1: A Process Independent 800MB/s DRAM Byte-wide Interface Featuring Command Interleaving and Concurrent Memory Operation 156

Matthew Griffin, Jared Zerbe, Andy Chan, Young-Hyun Jun, Yasuhiro Tanaka, Wayne Richardson, Grace Tsang, Michael Ching, Clemenz Portman, Yingxuan Li, Bill Stonecypher, Larry Lai, Kuek Hock Lee, Victor Lee, Don Stark, Hossein Modarres, Pradeep Batra, Joe Louis-Chandran, John Privitera, Tim Thrush, Bob Nickell, Joseph Yang, Vicki Hennon, Ross Sauve

FA 10.2: A 640MB/s Bi-Directional Data Strobed, Double-Data-Rate SDRAM with a 40mW DLL Circuit for a 256MB Memory System 158
C. Kim, J. Lee, J. Lee, B. Kim, C. Park, S. Lee, S. Lee, C. Park, J. Roh, H. Nam, D. Kim, T. Jung, S. Cho

FA 10.3: Source Synchronization and Timing Vernier Techniques for 1.2GB/s SDRAM Interface 160
Yoshikazu Morooka, Yasunobu Nakase, Jae-Myoung Choi, Hyun J. Shin, David J. Perlman, Daniel J. Kolor, Tsutomu Yoshimura, Naoya Watanabe, Yoshio Matsuda, Masaki Kumanoya, Michihiro Yamada

FA 10.4: A 2.6GB/s Multi-Purpose Chip-to-Chip Interface 162
B. Lau, Y-F. Chan, A. Moncayo, J. Ho, M. Allen, J. Salmon, J. Liu, M. Muthal, C. Lee, T. Nguyen, B. Horine, M. Leddige, K. Huang, J. Wei, L. Yu, R. Tarver, Y. Hsia, R. Vu, E. Tsern, H-J. Liaw, J. Hudson, D. Nguyen, K. Donnelly, R. Crisp

FA 10.5: PRD-Based Global-Mean-Time Signaling for High-Speed Chip-to-Chip Communications 164
Hirotaka Tamura, Kohtaroh Gotoh, Hisakatsu Araki, Shigetoshi Wakayama, Tsz Shi Cheung, Miyoshi Saito, Junji Ogawa, Yoshiharu Kato, Toshiya Nishi, Michiari Kawano, Masao Taguchi, Takeshi Imamura

Session 11 Image Sensors

FA 11.1: A 200mW 3.3V CMOS Color Camera IC Producing 352x288 24b Video at 30Frames/s 168
M. Loinaz, K. Singh, A. Blanksby, D. Inglis, K. Azadet, B. Ackland

FA 11.2: A Single-Chip 306x244-Pixel CMOS NTSC Video Camera 170
S. Smith, J. Hurwitz, M. Torrie, D. Baxter, A. Holmes, M. Panaghiston, R. Henderson, A. Murray, S. Anderson, P. Denyer

FA 11.3: A 37x28mm² 600k-Pixel CMOS APS Dental X-Ray Camera-on-a-Chip with Self-Triggered Readout 172
E. R. Fossum, R. H. Nixon, D. Schick

FA 11.4: A CMOS Imager with On-Chip Variable Resolution for Light-Adaptive Imaging 174
Z. Zhou, B. Pain, E. Fossum

FA 11.5: A 256x256 CMOS Imaging Array with Wide Dynamic Range Pixels and Column-Parallel Digital Output 176
S. Decker, R. McGrath, K. Brehmer, C. Sodini

FA 11.6: A ½ inch 1.3M-Pixel Progressive-Scan IT-CCD for Still and Motion Picture Applications 178
T. Yamada, K. Hatano, M. Morimoto, Y. Nakashiba, S. Uchiya, A. Tanabe, Y. Kawakami, T. Nakano, S. Kawai, S. Suwazono, H. Utsumi, S. Katoh, D. Syohji, Y. Taniji, N. Mutoh, K. Orihara, N. Teranishi, Y. Hokari

FA 11.7: A 1mm 50k-Pixel IT CCD Image Sensor for Miniature Camera System 180
K. Itakura, T. Nobusada, N. Kokusenya, R. Nagayoshi, M. Ozaki

FA 11.8: A 3.7x3.7µm² Square Pixel CMOS Image Sensor for Digital Still Camera Application 182
Hisanori Ihara, Hirofumi Yamashita, Ikuko Inoue, Tetsuya Yamaguchi, Nobuo Nakamura, Hidetoshi Nozaki

Session 12

TD: Low-Voltage and Multi-Level Techniques

- FP 12.1: Toward Sub 1V Analog Integrated Circuits in Submicron Standard CMOS Technologies** 186
W. Sansen, M. Steyaert, V. Peluso, E. Peeters
- FP 12.2: 0.5V 320MHz 8b Multiplexer/Demultiplexer Chips Based on a Gate Array with Regular-Structured DTMOS/SOI** 188
Takanori Hirota, Kimio Ueda, Yoshiki Wada, Koichiro Mashiko, Hisanori Hamano
- FP 12.3: A Sub-1V Triple-Threshold CMOS/SIMOX Circuit for Active Power Reduction** 190
Koji Fujii, Takakuni Douseki, Mitsuru Harada
- FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current** 192
Hiroshi Kawaguchi, Ko-ichi Nose, Takayasu Sakurai
- FP 12.5: Multiple-Valued Logic-in-Memory VLSI Based on a Floating-Gate-MOS Pass-Transistor Network** 194
T. Hanyu, K. Teranishi, M. Kameyama
- FP 12.6: 1.5TXPS Convolver using 5b Analog Flash for Real-Time Large-Kernel Image Filtering** 196
A. Kramer, V. Fabbriozio, X. Mariaud, F. Raynal
- FP 13.4: A 3.3V 20-Channel 500Mb/s/ch Optical Receiver with Integrated Optical Detectors in 1.2 μ m GaAs** 206
J. Yang, J-h. Choi, D. Kuchta, K. Stawiasz, P. Pepeljugoski, H. Ainspan
- FP 13.5: A 100Mb/s CMOS 100Base-T4 Fast Ethernet Transceiver for Category 3, 4 and 5 UTP** 208
K. Chan, M. Berman, D. Kruse, F. Lu, H. Tran, N. Yousefi, H. Samuelli
- FP 13.6: A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 100BaseTX, and 100BaseFX** 210
J. Everitt, J. Parker, P. Hurst, D. Nack, K. Konda, C. Raad

Session 14

Analog Techniques

- FP 14.1: A 10b 250MSample/s CMOS DAC in 1mm²** 214
C-H. Lin, K. Bult
- FP 14.2: A 12b Accuracy 300MSample/s Update Rate CMOS DAC** 216
A. Marques, J. Bastos, A. Van den Bosch, J. Vandenbussche, M. Steyaert, W. Sansen
- FP 14.3: A Practical Quality Factor Tuning Scheme for IF and High-Q Continuous-Time Filters** 218
J. Stevenson, Edgar Sanchez-Sinencio
- FP 14.4: A 2.7V 200kHz 49dBm-IIP3 28nV/ \sqrt Hz Input-Referred-Noise Fully-Balanced Gm-C Filter IC** 220
T. Itakura, T. Ueno, H. Tanimoto, A. Yasuda, R. Fujimoto, T. Arai, H. Kokatsu
- FP 14.5: A 20-800MHz Relaxation Oscillator with Automatic Swing Control** 222
Tirdad Sowlati, Hossein Shakiba
- FP 14.6: A Fully Integrated VCO at 2GHz** 224
Markus Zannoth, Bernd Kolb, Josef Fenk, Robert Weigel
- FP 14.7: A Fully Integrated 2.7V 0.35 μ m CMOS VCO for 5GHz Wireless Applications** 226
P. Kinget

Session 13

Datacom / Telecom

- FP 13.1: A 70Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10b ADC and FEC Decoder** 200
L. Tan, J. Putnam, F. Lu, L. D'Luna, D. Mueller, K. Kindsfater, K. Cameron, R. Joshi, R. Hawley, H. Samuelli
- FP 13.2: A 10Gb/s SiGe Bipolar Framer/Demultiplexer for SDH Systems** 202
S. Shioiri, M. Soda, T. Morikawa, T. Hashimoto, F. Sato, K. Emura
- FP 13.3: A 2V 120mA 25Gb/s 2x2 Crosspoint Switch in InP-HBT Technology** 204
M. Mokhtari, B. Kerzar, T. Juhola, G. Schuppener, H. Tenhunen, T. Swahn, R. Walden

Session 15

Microprocessors

- | | |
|--|---|
| <p>FP 15.1: A 1.0GHz Single-Issue 64b PowerPC Integer Processor 230
 J. Silberman, N. Aoki, D. Boerstler, J. Burns, S. Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, K. Lee, D. Meltzer, H. Ngo, K. Nowka, S. Posluszny, O. Takahashi, I. Vo, B. Zoric</p> | <p>FP 16.3: A 3.5mW 2.5GHz Diversity Receiver and a 1.2mW 3.6GHz VCO in Silicon-On-Anything 250
 A. Wagemans, P. Baltus, R. Dekker, A. Hoogstraate, H. Maas, A. Tombeur, J. van Sinderen</p> |
| <p>FP 15.2: Design Tradeoffs in Stall-Control Circuits for 600MHz Instruction Queues 232
 T. Fischer, D. Leibholz</p> | <p>FP 16.4: K-Band Si MMIC Amplifier and Mixer using Three-Dimensional Masterslice MMIC Technology 252
 K. Nishikawa, I. Toyoda, K. Kamogawa, T. Tokumitsu, C. Yamaguchi, M. Hirano</p> |
| <p>FP 15.3: A Commercial Multi-threaded RISC Processor 234
 S. Storino, A. Aipperspach, J. Borkenhagen, R. Eickemeyer, S. Kunkel, S. Levenstein, G. Uhlmann</p> | <p>FP 16.5: RF Perspective of Sub-Tenth-Micron CMOS 254
 C. Wann, L. Su, K. Jenkins, R. Chang, D. Frank, Y. Taur</p> |
| <p>FP 15.4: A 450MHz IA32 P6 Family Microprocessor 236
 J. Schütz, R. Wallace</p> | <p>FP 16.6: Fractal Capacitors 256
 H. Samavati, A. Hajimiri, A. Shahani, G. Nasserbakht, T. Lee</p> |
| <p>FP 15.5: A 200MHz 32b 0.5W CMOS RISC Microprocessor 238
 R. Stephany, K. Anne, J. Bell, G. Cheney, J. Eno, G. Hoepfner, G. Joe, R. Kaye, J. Lear, T. Litch, J. Meyer, J. Montanaro, K. Patton, T. Pham, R. Reis, M. Silla, J. Slaton, K. Snyder, R. Witek</p> | <p>FP 16.7: Multi-GHz A/D Converter using Resonant-Tunneling Multiple-Valued Logic Circuits 258
 T. Waho, T. Itoh, K. Maezawa, M. Yamamoto</p> |
| <p>FP 15.6: A 480MHz RISC Microprocessor in a 0.12μm L_{eff} CMOS Technology with Copper Interconnects 240
 N. Rohrer, C. Akrouf, M. Canada, D. Cawthron, B. Davari, R. Floyd, S. Geissler, R. Goldblatt, R. Houle, P. Kartschoke, D. Kramer, P. McCormick, G. Salem, R. Schulz, L. Su, L. Whitney</p> | |
| <p>FP 15.7: A 0.25μm x86 Microprocessor with a 100MHz Socket 7 Interface. 242
 R. Khanna, A. Ben-Meir, L. DiGregorio, D. Draper, R. Krishna, R. Maley, A. Mehta, S. Oberman, L. Tsai, T. Williams</p> | |

Session 16

Advanced Radio-Frequency Circuits

- | | |
|--|---|
| <p>FP 16.1: RF Circuit Design Aspects of Spiral Inductors on Silicon 246
 J. Burghartz, D. Edelstein, M. Soyuer, H. Ainspan, K. Jenkins</p> | <p>Discussion Sessions</p> |
| <p>FP 16.2: Silicon-on-Silicon Integration of a GSM Transceiver with VCO Resonator 248
 P. Davis, P. Smith, E. Campbell, J. Lin, K. Gross, G. Bath, Y. Low, M. Lau, Y. Degani, J. Gregus, R. Frye, K. Tai</p> | <p>FE 5: Will CMOS Image Sensors Survive Scaling? 262</p> <p>FE 6: How will Media Signal Processors Dominate the Next Decade? 264</p> <p>FE 7: LSI Solutions and Enabling Technologies for Mobile Multimedia Devices in the Year 2002 266</p> <p>FE 8: Global Communications: the Good, the Bad, and the Ugly 268</p> |

Session 17 Sensor Technology

- SA 17.1: Active CMOS Biochips: An Electro-Addressed DNA Probe** **272**
P. Caillat, M. Belleville, F. Clerc, C. Massit
- SA 17.2: An Active Charge-Cancellation System for Switched-Capacitor Sensor Interface Circuits** **274**
B. Schiffer, A. Burstein, W. Kaiser
- SA 17.3: An IEEE1451 Standard Transducer Interface Chip** **276**
T. Cummins, D. Brannick, E. Byrne, B. O'Mara, H. Stapleton, J. Cleary, J. O'Riordan, D. Lynch, L. Noonan, D. Dempsey
- SA 17.4: A 16 μ A Interface Circuit for a Capacitive Flow Sensor** **278**
B. Rodgers, S. Goenawan, M. Yunus, Y. Kaneko, J. Yoshiike
- SA 17.5: Monolithic 4-20mA Isolating Current Replicator using GMR Resistors** **280**
W-L. Hui, W. Black Jr., T. Hermann
- SA 17.6: A 256x256 BCAST Motion Detector with Simultaneous Video Output** **282**
Hitoshi Nomura, Toru Shima, Atsushi Kamashita, Tomohisa Ishida, Toshikazu Yoneyama
- SA 17.7: A Robust, 1.8V 250mW Direct-Contact 500dpi Fingerprint Sensor** **284**
D. Inglis, L. Manchanda, R. Comizzoli, A. Dickinson, E. Martin, S. Mendis, P. Silverman, G. Weber, B. Ackland, L. O' Gorman
- SA 18.3: An 800MOPS 110mW 1.5V Parallel DSP for Mobile Multimedia Processing** **292**
Hiroyuki Igura, Satoshi Narita, Yukihiro Naito, Kenya Kazama, Ichiro Kuroda, Masato Motomura, Masakazu Yamashina
- SA 18.4: A 667MHz RISC Microprocessor Containing a 6.0ns 64b Integer Multiplier** **294**
D. Carlson, A. Jain, P. Bannon, T. Benninghoff, M. Bertone, R. Blake-Campos, G. Bouchard, D. Brasili, R. Castelino, B. Lilly, S. Mehta, B. Miller, R. Mueller, M. Nagarajan, A. Olesin, V. Yalala Y. Saito, A. Chen, H. Kobayashi, S. Kobayashi, S-B. Park, G-C. Hwang, K-I. Kim, S-J. Kim
- SA 18.5: A 2.7ns 0.25 μ m CMOS 54x54b Multiplier** **296**
Y. Hagihara, S. Inui, A. Yoshikawa, S. Nakazato, S. Iriki, R. Ikeda, Y. Shibue, T. Inaba, M. Kagamihara, M. Yamashina
- SA 18.6: A Low-Cost 300MHz RISC CPU with Attached Media Processor** **298**
S. Santhanam, A. Baum, D. Bertucci, M. Braganza, K. Broch, T. Broch, J. Burnette, E. Chang, K. Chui, D. Dobberpuhl, P. Donahue, J. Grodstein, I. Kim, D. Murray, M. Pearce, A. Silveria, D. Soudalay, A. Spink, R. Stepanian, A. Varadharajan, R. Wen

Session 18 Multimedia Processors and Elements

- SA 18.1: A 200MHz 1.2W 1.4GFLOPS Microprocessor with Graphic Operation Unit** **288**
O. Nishii, F. Arakawa, K. Ishibashi, S. Nakano, T. Shimura, K. Suzuki, M. Tachibana, Y. Totsuka, T. Tsunoda, K. Uchiyama, T. Yamada, T. Hattori, H. Maejima, N. Nakagawa, S. Narita, M. Seki, Y. Shimazaki, R. Satomura, T. Takasuga, A. Hasegawa
- SA 18.2: A 1.2W 2.16 GOP/720 MFLOPS Embedded Superscalar Microprocessor for Multimedia Application** **290**
H. Kubosawa, H. Takahashi, S. Ando, Y. Asada, A. Asato, A. Suga, M. Kimura, N. Higaki, H. Miyake, T. Sato, H. Anbutsu, T. Tsuda, T. Yoshimura, I. Amano, M. Kai, S. Mitarai
- SA 19.1: A 10Gb/s Si-Bipolar TX/RX Chipset for Computer Data Transmission** **302**
R. Walker, K-C. Hsieh, T. Knotts, C-S. Yen
- SA 19.2: A Single-Chip 2.4Gb/s CMOS Optical Receiver IC with Low Substrate Crosstalk Preamplifier** **304**
Akira Tanabe, Masayuki Soda, Yasushi Nakahara, Akio Furukawa, Takahiro Tamura, Kazuyoshi Yoshida
- SA 19.3: A 4.25Gb/s CMOS Fiber Channel Transceiver with Asynchronous Binary Tree-type Demultiplexer and Frequency Conversion Architecture** **306**
M. Fukaishi, K. Nakamura, M. Sato, Y. Tsutsui, S. Kishi, M. Yotsuyanagi
- SA 19.4: A Two-Chip Receiver for Short Haul Links up to 3.5Gb/s with PIN-Preamp Module and CDR-DMUX** **308**
J. Hauenschild, D. Friedrich, J. Herrle, J. Krug

Session 19 Multi-Gigahertz Serial Data

Session 21 NV and Embedded

- SA 19.5: A Jitter-Tolerant 4.5Gb/s CMOS Interconnect for Digital Display** **310**
K. Lee, S. Kim, Y. Shin D-K, Jeong, G. Kim, B. Kim, V. Da Costa, D. Lee
- SA 19.6: 95GHz f_T Self-Aligned Selective Epitaxial SiGe HBT with SMI Electrodes** **312**
K. Washio, E. Ohue, K. Oda, M. Tanabe, H. Shimamoto, T. Onai
- SA 19.7: 40Gb/s Analog IC Chipset for Optical Receiver using SiGe HBTs** **314**
T. Masuda, K-i. Ohhata, E. Ohue, K. Oda, M. Tanabe, H. Shimamoto, T. Onai, K. Washio
- SA 21.1: Fully-Parallel 25MHz 2.5Mb CAM** **332**
K. Schultz, F. Shafai, G. Gibson, A. Bluschke, D. Somppi
- SA 21.2: 1M-Cell 6b/Cell Analog Flash Memory for Digital Storage** **334**
P. Rolandi, R. Canegallo, E. Chioffi, D. Gerna, G. Guaitini, C. Issartel, F. Lhermet, M. Pasotti, A. Kramer
- SA 21.3: An 8b Resolution 360 μ s Write Time Nonvolatile Analog Memory based on Differentially Balanced Constant-Tunneling-Current Scheme (DBCS)** **336**
K-h. Kim, K. Lee

Session 20 Amplifiers

- SA 20.1: Analog Video Line Driver with Adaptive Impedance Matching** **318**
B. Nauta, M. Dijkstra
- SA 20.2: A 100MHz 50W -45dB Distortion 3.3V CMOS Line-Driver For Ethernet And Fast Ethernet Networking Applications** **320**
J. Babanezhad
- SA 20.3: A 300°C Dynamic-Feedback Instrumentation Amplifier** **324**
P. de Jong, G. Meijer, A. van Roermund
- SA20.4: A \pm 2.45V-Swing CMOS Telescopic Operational Amplifier** **326**
K. Gulati, H-S. Lee
- SA 20.5: A 2V 7.2° Jitter AM-Suppression CMOS Amplifier using Current-Mode Hybrid Magnitude Control** **328**
C-K. Wang, K-H. Huang, T-H. Yang, T-L. Deng
- SA 20.6: 5GSample/s Track-Hold and 3GSample/s Quasi-Sample-Hold ICs** **330**
Z. Lao, A. Thiede, H. Lienhart, M. Schlechtweg, W. Bronner, J. Hornung, A. Hülsmann, T. Jakobus
- SA 21.4: A 3.3V 133MHz 32Mb Synchronous Mask ROM** **338**
J-H. Park, D-W. Lee, H-S. Im, J. Lee, Y-H. Lim, W-K. Lee, E-D. Kim, W-M. Lee, K-D. Suh
- SA 21.5: A 33GB/s 13.4Mb Integrated Graphics Accelerator and Frame Buffer** **340**
R. Torrance, I. Mes, B. Hold, D. Jones, J. Crepeau, P. DeMone, D. MacDonald, C. O'Connell, P. Gillingham, R. White, S. Duggins, D. Fielder
- SA 21.6: Compression/Decompression DRAM for Unified Memory Systems: a 16Mb, 200MHz, 90% to 50% Graphics-Bandwidth Reduction Prototype** **342**
Y. Yabe, Y. Aimoto, M. Motomura, T. Takizawa, T. Miyamoto, T. Iwasaki, Y. Nakazawa, T. Fujii, M. Hamada, N. Nagai, M. Yamashina
- SA 21.7: A 128Mb Early Prototype for Gigascale Single-Electron Memories** **344**
K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Kure, K. Seki

Session 22 SRAM

- SP 22.1: Synonym Hit RAM: A 500MHz 1.5ns CMOS SRAM Macro with 576b Parallel Comparison and Parity Check Functions** **348**
T. Suzuki, K. Higeta, Y. Fujimura, H. Nambu, R. Yamagata, K. Yamaguchi

SP 22.2: 64kB Sum-Addressed-Memory Cache with 1.6ns Cycle and 2.6ns Latency 350

R. Heald, K. Shin, V. Reddy, I-F. Kao, M. Khan, W. Lynch, G. Lauterbach, J. Petolino

SP 22.3: A 3.6mW 1.4V SRAM with Non-Boosted, Vertical Bipolar Bitline Contact Memory Cell 352

H. Sato, H. Nagaoka, H. Honda, Y. Maki, T. Wada, Y. Arita, K. Tsutsumi, M. Yamada

SP 22.4: A 1V 0.9mW at 100MHz 2kx16b SRAM utilizing a Half-Swing Pulsed-Decoder and Write-Bus Architecture in 0.25 μ m Dual-Vt CMOS 354

T. Mori, B. Amrutur, K. Mai, M. Horowitz, I. Fukushi, T. Izawa, S. Mitarai

SP 22.5 A 833Mb/s 2.5V 4Mb Double Data Rate SRAM 356

H-C. Park, S-K. Yang, M-C. Jung, T-G. Kang, S-C. Kim, K-M. Sohn, in, H-K. Lim Samsung Electronics Co., Ltd., Kyungki-Do, Korea

SP 22.6: A 450MHz 512kB Second-Level Cache with a 3.6GB/s Data Bandwidth 358

B. Bateman, C. Freeman, J. Halbert, K. Hose, G. Petrie, E. Reese

SP 22.7: A 1.8ns Access 550MHz 4.5Mb CMOS SRAM 360

H. Nambu, K. Kanetani, K. Yamasaki, K. Higeta, M. Usami, T. Kusunoki, K. Yamaguchi, N. Homma

Session 23 Wireless Building Blocks

SP 23.1: An Up-Conversion Loop Transmitter IC for Digital Mobile Telephones 364

G. Irvine, S. Herzinger, R. Schmidt, D. Kubetzko, J. Fenk

SP 23.2: A $\Delta\Sigma$ PLL for 14b 50kSample/s Frequency-to-Digital Conversion of a 10MHz FM Signal 366

I. Galton, W. Huff, P. Carbone, E. Siragusa

SP 23.3: An I/Q Active Balanced Harmonic Mixer with IM2 Cancelers and a 45° Phase Shifter 368

T. Yamaji, H. Tanimoto, H. Kokatsu

SP 23.4: A 1V Multi-GigaHertz RF Mixer Core in 0.5 μ m CMOS 370

H. Wang

SP 23.5: A Fully Integrated CMOS DCS-1800 Frequency Synthesizer 372

J. Craninckx, M. Steyaert

SP 23.6: A 5GHz-Band BiCMOS Up/Down-Converter Chip for GMSK Modulation Wireless Systems 374

M. Madhian, T. Drenski, L. Desclos, H. Yoshida, H. Hirabayashi, T. Yamazaki

Session 24 Disk Drive Signal Processing

SP 24.1: A 300Mb/s BiCMOS EPR4 Read Channel for Magnetic Hard Disks 378

M. Leung, J. Chiu, B. VanScheik, L. Wang, L. Fu, D. Rosky, S. Stoiber, A. Huntington, C. Liu, S-C. Loh, C. Hsiung, J. Zhang, K. Fukahori, D. Hutchinson, T-L. Lee

SP 24.2: An Analog EPR4 Viterbi Detector in Read Channel IC for Magnetic Hard Disks 380

K. Fukahori, D. Hutchinson, R. Kuki, K. Saeki, H. Oshikubo, T. Hori, M. Leung

SP 24.3: 540MHz 21mW MDFE Equalizer and Detector in 0.25 μ m CMOS 382

L. Thon

SP 24.4: A CMOS DVD 4x Speed Read Channel Programmable Over 5 Octaves 384

C-S. Kim, G-O. Cho, Y-H. Kim, B-S. Song

SP 24.5: A 240Mb/s 1W CMOS EPRML Read Channel LSI for Hard Disk Drives 386

Tatsuji Matsuura, Takashi Nara, Tatsuya Komatsu, Eiki Imaizumi, Toshihiro Matsuturu, Ryutaro Horita, Haruto Katsu, Shintaro Suzumura, Kazuo Sato

SP 24.6: A 245Mb/s EPR4 Read/Write Channel with Digital Timing Recovery 388

G. Vishakhadatta, R. Croman, M. Goldenberg, J. Hein, P. Katikaneni, D. Kuai, C. Lee, I. Tesu, R. Trujillo, L. Zhang, K. Anderson, R. Behrens, W. Bliss, L. Du, T. Dudley, G. Feyh, W. Foland, M. Kastner, Q. Li, J. Mitchem, D. Reed, S. She, M. Spurbeck, L. Sundell, H. Tran, M. Wei, C. Zooks

SP 24.7: A Reed-Solomon Product-Code (RS-PC) Decoder for DVD Applications 390

H-C. Chang, C. Shung

SP 24.8: A CMOS Analog Timing Recovery Circuit for 180Mb/s PRML Detectors 392

P. Roo, R. Spencer, P. Hurst

Session 25

Clock Networks

- SP 25.1: A 600MHz CMOS PLL Microprocessor Clock Generator with a 1.2GHz VCO** 396
V. von Kaenel, D. Aebischer, R. van Dongen, C. Piguët
- SP 25.2: Clocking Design and Analysis for a 600MHz Alpha Microprocessor** 398
H. Fair, D. Bailey
- SP 25.3: An Adaptive Digital Deskewing Circuit for Clock Distribution Networks** 400
G. Geannopoulos, X. Dai
- SP 25.4: Device-Deviation Tolerant over-1GHz Clock Distribution Scheme with Skew-Immune Race-Free Impulse Latch Circuits** 402
A. Shibayama, M. Mizuno, H. Abiko, A. Ono, S. Masuoka, A. Matsumoto, T. Tamura, Y. Yamada, A. Nishizawa, H. Kawamoto, K. Inoue, Y. Nakazawa, I. Sakai, M. Yamashina
- SP 25.5: A Noise-Immune GHz-Clock Distribution Scheme using Synchronous Distributed Oscillators** 404
H. Mizuno, K. Ishibashi

Conference Information:

ISSCC Short Course	476
ISSCC Tutorials	478
Profiles of Speakers	482
Index to Authors	485
Awards	490
ISSCC 98 Committees	498
Conference Site Maps	501
ISSCC'99 Call for Papers	503
Conference Timetable	504

**1997 IEEE INTERNATIONAL
SOLID-STATE CIRCUITS CONFERENCE
DIGEST of TECHNICAL PAPERS**

First Edition

February 1997

IEEE Catalog Number 97CH36014

Publisher: John H. Wuorinen, Castine, ME 04421

Foreword	3
Editor's Note	5

Session 1 Plenary Session

TA 1.1: Technologies for Multimedia Systems on a Chip Joseph Borel	18
TA 1.2: The Transistor: 50 Glorious Years and Where We Are Going William F. Brinkman	22
TA 1.3: Multimedia Impact on Devices in the 21st Century Hiroshi Yasuda	28
TA 1.4: The Network Computer and its Future Robert W. Brodersen	32

Session 2 Technology Directions: Vision Processors and Content Addressable Memories

TP 2.1: A Foveated Visual Tracking Chip Ralph Etienne-Cummings, Jan Van der Spiegel, Paul Mueller, Mao-zhu Zhang	38
TP 2.2: An Analog VLSI Chip for Estimating the Focus of Expansion Ignacio S. McQuirk, Hae-Seung Lee, Berthold K. P. Horn	40
TP 2.3: A Minimum-Distance Search Circuit using Dual-Line PWM Signal Processing and Charge-Packet Counting Techniques Makoto Nagata, Takahiro Yoneda, Daisuke Nomasaki, Makoto Sano, Atsushi Iwata	42
TP 2.4: 55GCPs CAM Using 5b Analog Flash A. Kramer, R. Canegallo, M. Chinosi, D. Doise, G. Gozzini, L. Navoni, P. L. Rolandi, M. Sabatini	44
TP 2.5: 2-Transistor-Cell 4-Valued Universal-Literal CAM for a Cellular Logic Image Processor Takahiro Hanyu, Manabu Arakaki, Michitaka Kameyama	46

Session 3 Filters

TP 3.1: A Gain-Controlled Integrator Technique for a 50MHz, 100mW 0.4μm CMOS 7th-order Equiripple Gm-C Filter Kenji Toyota, Tatsuji Matsuura, Kenichi Hase	50
---	----

TP 3.2: A 3V 10MHz Pseudo-Differential SC Bandpass Filter using Gain-Enhancement Replica Amplifier	52
---	----

Angelo Nagari, Germano Nicollini

TP 3.3: A Sampled-Data Switched-Current Analog 16-Tap FIR Filter with Digitally Programmable Coefficients in 0.8μm CMOS	54
---	----

Yee Ling Cheung, Aaron Buchwald

TP 3.4: A 1.2V BiCMOS Class AB Log-Domain Filter	56
---	----

Manfred Punzenberger, Christian Enz

TP 3.5: A 1V 1.8MHz CMOS Switched-Opamp SC Filter with Rail-to-Rail Output Swing	58
---	----

Andrea Baschiroto, Rinaldo Castello

TP 3.6: A 70mW 7th-Order Filter with 7 to 50MHz Cutoff Frequency, Programmable Boost, and Group-Delay Equalization	60
---	----

F. Rezzi, M. Cazzaniga, I. Bietti, R. Castello

Session 4 DRAM

TP 4.1: An Embedded DRAM Module using a Dual Sense Amplifier Architecture in a Logic Process	64
---	----

Masashi Hashimoto, Keiichiro Abe, Anand Seshadri

TP 4.2: A 1.2V to 3.3V Wide-Voltage-Range DRAM with 0.8V Array Operation	66
---	----

Masaki Tsukude, Shigehiro Kuge, Takeshi Fujino, Kazutami Arimoto

TP 4.3: A 1V 46ns 16Mb SOI-DRAM with Body Control Technique	68
--	----

Ken'ichi Shimomura, Hiroki Shimano, Fumihiko Okuda, Narumi Sakashita, Toshiyuki Oashi, Yasuo Yamaguchi, Takahisa Eimori, Masahide Inuishi, Kazutami Arimoto, Shigetomo Maegawa, Yasuo Inoue, Tadashi Nishimura, Shinji Komori, Kazuo Kyuma, Akihiko Yasuoka, Haruhiko Abe

TP 4.4: On-Wafer BIST of a 200Gb/s Failed-Bit Search for 1Gb DRAM	70
--	----

Satoru Tanoi, Yasuhiro Tokunaga, Tetsuya Tanabe, Kazuhiko Takahashi, Atsuhiko Okada, Masahiro Itoh, Yoshiki Nagatomo, Yoshio Ohtsuki, Masaru Uesugi

TP 4.5: A 256Mb SDRAM Using a Register-Controlled Digital DLL	72
--	----

Atsushi Hatakeyama, Hirohiko Mochizuki, Tadao Aikawa, Masato Takita, Yuki Ishii, Hironobu Tsuboi, Shin-ya Fujioka, Shusaku Yamaguchi, Makoto Koga, Yuji Serizawa, Koichi Nishimura, Kuninori Kawabata, Yoshinori Okajima, Michiaki Kawano, Hideyuki Kojima, Kazuhiro Mizutani, Toru Anezaki, Masatomo Hasegawa, Masao Taguchi

TP 4.6: A 4-Level Storage 4Gb DRAM 74
 Tatsunori Murotani, Isao Naritake, Tatsuya Matano, Tetsuya Ohtsuki,
 Naoki Kasai, Hiroki Koga, Kuniaki Koyama, Ken Nakajima,
 Hiromu Yamaguchi, Hiroshi Watanabe, Takashi Okuda

Session 5 Communication Building Blocks I

TP 5.1: A 2mA/3V, 71MHz IF Amplifier in 0.4 μ m CMOS Programmable over 80dB Range 78
 Francesco Piazza, Paolo Orsatti, Qiuting Huang, Hiroyuki Miyakawa

TP 5.2: A 2V 100MHz CMOS Vector Modulator 80
 Jieh-Tsong Wu, Horng-Der Chang, Pi-Fen Chen

TP 5.3: A 2GHz 60dB Dynamic-Range Si Logarithmic/Limiting Amplifier with Low-Phase Deviations 82
 Tsuneo Tsukahara, Masayuki Ishikawa

TP 5.4: An Analog Front End for Multi-Standard Power Line Carrier Modem 84
 Jean Boxho, Geert Evens, Bernard Goffart, Damien Macq,
 Raul Cermeño

TP 5.5: A 480MHz Variable Rate QPSK Demodulator for Direct Broadcast Satellite 86
 Theodore Tewksbury, Wyn Palmer, Ken Fernald, John Liebetreu

TP 5.6: A 0.9 - 2.2GHz Monolithic Quadrature Mixer Oscillator for Direct-Conversion Satellite Receivers 88
 Johan van der Tang, Dieter Kasperkovitz

Session 6 Low-Power and Mixed Signal Processing

TP 6.1: A 1V DSP for Wireless Communications 92
 Wai Lee, Paul Landman, Brock Barton, Shigeshi Abiko, Hiroshi Takahashi, Hiroyuki Mizuno, Shigetoshi Muramatsu, Kenichi Tashiro, Masahiro Fusumada, Luat Pham, Frederic Boutaud, Emmanuel Ego, Girolamo Gallo, Hiep Tran, Carl Lemonds, Albert Shih, Mahalingam Nandakumar, Bob Eklund, Ih-Chin Chen

TP 6.2: A Low Power 128-Tap Digital Adaptive Equalizer for Broadband Modems 94
 C.J. Nicol, P. Larsson, K. Azadet, J. H. O'Neill

TP 6.3: A 16b 100kSample/s 2.7V 25mW ADC/DSP/DAC-Based Analog Signal Processor in 0.8 μ m CMOS 96
 Ian J. Dedic, Neil C. Amos, Malcolm J. King, William G. Schofield,
 Andrew K. Kemp

TP 6.4: A Single Battery, 0.9V-Operated Digital Sound Processing IC Including AD/DA and IR Receiver with 2mW Power Consumption 98
 Harry Neuteboom, Mark A.E. Janssens, Jos R.G.M. Leenen,
 Ben M.J. Kup, E. Carel Dijkmans, Bert de Koning, Vincent A.J. Frowijn,
 Regien D.N. De Bleecker, Erik J. van der Zwan, Stefaan M.M. Note,
 Zong-Liang Wu, Marc S.R. Masschelein

TP 6.5: Matched Filter for DS-CDMA of up to 50MChip/s Based on Sampled Analog Signal Processing 100
 Toshinobu Shibano, Kunihiko Iizuka, Masayuki Miyamoto, Morio Osaka,
 Ryuji Miyama, Atsunori Kito

TP 6.6: A Low-Power Digital Filter for Decimation and Interpolation using Approximate Processing 102
 Chenghung James Pan

Discussion Sessions

TE 1: Analog versus DSP for Disk Drives 106

TE 2: RF Designers are from Mars, Analog Designers are from Venus 108

TE 3: Multimedia Networking: Wireless, Cable or Telco? 110

TE 4: What DRAM Architecture will Succeed the Synchronous DRAM? 112

Session 7 Technology Directions: Si/SiGe and Quantum Electronics for GHz Circuits

FA 7.1: Si/SiGe CMOS: Can it extend the Lifetime of Si? 116
 K. Ismail

FA 7.2: The Future of CMOS Wireless Transceivers 118
 Asad Abidi, Ahmadreza Rofougaran, Glenn Chang, Jacob Rael,
 James Chang, Maryam Rofougaran, Paul Chang

FA 7.3: A 1Gb/s 8-Channel Array OEIC with SiGe Photodetectors 120
 Masaaki Soda, Takenori Morikawa, Satomi Shioiri, Hiroshi Tezuka,
 Fumihiko Sato, Toru Tatsumi, Katsumi Emura, Tsutomu Tashiro

FA 7.4: 42GHz Static Frequency Divider in a Si/SiGe Bipolar Technology 122
 M. Wurzer, T. F. Meister, H. Schäfer, H. Knapp, J. Böck, R. Stengl,
 K. Aufinger, M. Franosch, M. Rest, M. Möller, H.-M. Rein, A. Felder

Session 9 ATM/SONET

FA 7.5: A 4b 8GSample/s A/D Converter in SiGe Bipolar Technology **124**

Peter Xiao, Keith Jenkins, Mehmet Soyuer, Herschel Ainspan, Joachim Burghartz, Hyun Shin, Margaret Dolan, Dave Haramé

FA 7.6: Ultra-Small Quantum Devices for Memory and Logic **126**

Hans Ludwig Hartnagel

FA 7.7: 20Gb/s Self-Timed Vector Processing with Josephson Single-Flux Quantum Technology **128**

Zhong John Deng, Nobuyuki Yoshikawa, Uttam Ghoshal, Stephen Whiteley, Theodore Van Duzer

FA 9.1: A 622Mb/s 32x8 Scalable ATM Switch-Chip Set with On-Chip Searchable Address Queue **150**

Hiroimi Notani, Harufusa Kondoh, Hirotaka Saito, Masahiko Ishiwaki, Tsutomu Yoshimura, Yasuhito Sasaki, Satoshi Nishio, Atsushi Iwabu, Shigeki Kohama, Masaya Kitao, Masahiko Takashima, Kazuyoshi Oshima, Yoshio Matsuda

FA 9.2: Throttled-Buffer ATM Switch Output Control Circuitry with CAM-Based Multicast Support **152**

Kenneth J. Schultz, P. Glenn Gulak

FA 9.3: A 40Gb/s 8x8 ATM Switch LSI using 0.25µm CMOS/SIMOX **154**

Yusuke Ohtomo, Sadayuki Yasuda, Masafumi Nogawa, Jun-ichi Inoue, Kimihiro Yamakoshi, Hirotoshi Sawada, Masayuki Ino, Shigeki Hino, Yasuhiro Sato, Yuichiro Takei, Takumi Watanabe, Ken Takeya

FA 9.4: SDH 10Gb/s Regenerator Framer in 0.6µm CMOS **156**

Anders Edman, Björn Rudberg

FA 9.5: 2.5Gb/s 557mW STM-16 Regenerator Section Terminating LSI Chip **158**

Kenji Kawai, Keiichi Koike, Yuichiro Takei, Akira Onozawa, Hitoshi Obara, Haruhiko Ichino

FA 9.6: Single-Chip 4-Channel 155Mb/s CMOS LSI Chip for ATM SONET/SDH Framing and Clock/Data Recovery **160**

Takehiko Nakao, Masanori Kuwahara, Yuichi Miyazawa, Yasuo Ohara, Reiji Ariyoshi, Toshihiko Kitazume, Naoki Sugawa, Takeshi Ogawara, Satoshi Oda, Yoshiyuki Suzuki, Shoji Nomura, Akira Kanuma

Session 8 Data Converters

FA 8.1: A MOSFET-Only, 10b, 200kSample/s A/D Converter Capable of 12b Untrimmed Linearity **132**

Clemens Hammerschmied, Qiuting Huang

FA 8.2: A 12b 50MSample/s Cascaded Folding and Interpolating ADC **134**

P. Vorenkamp, R. Roovers

FA 8.3: A 170mW 10b 50MSample/s CMOS ADC in 1mm² **136**

Klaas Bult, Aaron Buchwald, Joe Laskowski

FA 8.4: A 12b 128MSample/s ADC with 0.05LSB DNL **138**

Robert Jewett, Ken Poulton, Kuo-Chiang Hsieh, Joey Doernberg

FA 8.5: A 2.7V 300MSample/s Track-and-Hold Amplifier **140**

Andrew N. Karanicolas

FA 8.6: A 1GSample/s 10b Full Nyquist Silicon Bipolar Track&Hold IC **142**

Thorsten Baumheinrich, Bernd Prégardier, Ulrich Langmann

FA 8.7: A 10b 250MHz BiCMOS Track and Hold **144**

Carlo Fiocchi, Umberto Gatti, Franco Maloberti

FA 8.8: A 15b 5MSample/s Low-Spurious CMOS ADC **146**

Sung-Ung Kwak, Bang-Sup Song, Kantilal Bacrania

Session 10 High-Performance Microprocessors

FA 10.1: A 533MHz BiCMOS Superscalar Microprocessor **164**

Earl T. Cohen, Jim Ballard, Jim Blomgren, Cheryl Senter Brashears, Viki Moldenhauer, Jay Pattin

FA 10.2: A 330MHz 4-Way Superscalar Microprocessor **166**

David Greenhill, Eric Anderson, James Bauman, Andrew Charnas, Rakesh Cheerla, Hao Chen, Manjunath Doreswamy, Phillip Ferolito, Srinivasa Gopaladhine, Kenneth Ho, Wenjay Hsu, Poonacha Kongetira, Ronald Melanson, Vinita Reddy, Raoul Salem, Harikaran Sathianathan, Shailesh Shah, Ken Shin, Chakra Srivatsa, Robert Weisenbach

FA 10.3: A 350MHz S/390 Microprocessor 168
 Charles F. Webb, Carl J. Anderson, Leon Sigal, Kenneth L. Shepard,
 John S. Liptay, James D. Warnock, Brian Curran, Barry W. Krumm,
 Mark D. Mayo, Peter J. Camporese, Eric M. Schwarz, Mark S. Farrell,
 Phillip J. Restle, Robert M. Averill III, Timothy J. Siegel, William V. Huott,
 Yuen H. Chan, Bruce Wile, Philip G. Emma, Daniel K. Beece,
 Ching-Te Chuang, Cyril Price

FA 10.4: A 300MHz CMOS Microprocessor with Multi-Media Technology 170
 Mustafiz R. Choudhury, James S. Miller

FA 10.5: An X86 Microprocessor with Multimedia Extensions 172
 Donald A. Draper, Matthew P. Crowley, John Holst, Greg Favor,
 Albrecht Schoy, Amos Ben-Meir, Jeff Trull, Raj Khanna,
 Dennis Wendell, Ravi Krishna, Joe Nolan, Hamid Partovi,
 Mark Johnson, Tom Lee, Dhiraj Mallick, Gene Frydel, Anderson Vuong,
 Stanley Yu, Reading Maley, Bruce Kaufmann

FA 10.6: 1.38cm² 550MHz Microprocessor with Multimedia Extensions 174
 Anil K. Jain, Ronald P. Preston, Peter J. Bannon, Michael S. Bertone,
 Randel P. Blake-Campos, Gregory A. Bouchard, Derek S. Brasili,
 David A. Carlson, Ruben W. Castelino, Kevin M. Clark,
 Soichi Kobayashi, Brian P. Lilly, Shekhar Mehta, Brian S. Miller,
 Robert O. Mueller, Andy Olesin, Yuichi Saito

FA 10.7: A 600MHz Superscalar RISC Microprocessor with Out-Of-Order Execution 176
 Bruce A. Gieseke, Randy L. Allmon, Daniel W. Bailey,
 Bradley J. Benschneider, Sharon M. Britton, John D. Clouser,
 Harry R. Fair III, James A. Farrell, Michael K. Gowan,
 Christopher L. Houghton, James B. Keller, Thomas H. Lee,
 Daniel L. Leibholz, Susan C. Lowell, Mark D. Matson,
 Richard J. Matthew, Victor Peng, Donald A. Priore, Michael J. Smith,
 Kathryn E. Wilcox

Session 11 Imaging Circuits and Systems

FA 11.1: A ¼ Inch 330k Square Pixel Progressive Scan CMOS Active Pixel Image Sensor 180
 Eiji Oba, Keiji Mabuchi, Yoshinori Iida, Nobuo Nakamura,
 Hiroki Miura

FA 11.2: Current-Mediated, Current-Reset 768x512 Active Pixel Sensor Array 182
 R. Daniel McGrath, Vincent S. Clark, Peter K. Duane, Lisa G. McIlrath,
 William D. Washkurak

FA 11.3: A Compressed Digital Output CMOS Image Sensor with Analog 2-D DCT Processors and ADC/Quantizer 184
 Shoji Kawahito, Makoto Yoshida, Masaaki Sasaki, Keihiro Umehara,
 Yoshiaki Tadokoro, Kenji Murata, Shirou Doushou, Akira Matsuzawa

FA 11.4: A 4M-Pixel CMD Image Sensor with Block and Skip Access Capability 186
 Tetsuo Nomoto, Shigeru Hosokai, Toshihiko Isokawa, Ryoji Hyuga,
 Shinichi Nakajima, Toshiyuki Terada

FA 11.5: A 30Frame/s 2/3 Inch 1.3M Pixel Progressive Scan IT-CCD Image Sensor 188
 Masayuki Furumiya, Shinobu Suwazono, Michihiro Morimoto,
 Yasutaka Nakashiba, Yukiya Kawakami, Takashi Nakano,
 Takashi Satoh, Satoshi Katoh, Daisuke Syohji, Hiroaki Utsumi,
 Yukio Taniji, Nobuhiko Mutoh, Kozo Orihara, Nobukazu Teranishi,
 Yasuaki Hokari

FA 11.6: A 0.2b/Pixel 16mW Real-Time Analog Image Encoder in 0.8µm CMOS 190
 Kunihiko Iizuka, Masayuki Miyamoto, Hirofumi Matsui,
 Kazuo Hashiguchi

FA 11.7: TFT-LCD Panel Driver IC Using Dynamic Function Shuffling Technique 192
 T. Shima, T. Itakura, H. Minamizaki, T. Yagi, T. Maruyama

Session 12 Sensors

FP 12.1: A Fully-Integrated Self-Calibrating Transmitter/Receiver IC for an Ultrasound Presence Detector Microsystem 196
 Christoph Kuratli, Qiuting Huang

FP 12.2: A Smart Pressure Transducer with On-Chip Readout, Calibration and Nonlinear Temperature Compensation Based on Spline-Functions 198
 O. Machul, D. Hammerschmidt, W. Brockherde, B.J. Hosticka,
 E. Obermeier, P. Krause

FP 12.3: A 390dpi Live Fingerprint Imager Based on Feedback Capacitive Sensing Scheme 200
 Marco Tartagni, Roberto Guerrieri

FP 12.4: A 3-Axis Surface Micromachined ΣΔ Accelerometer 202
 Mark A. Lemkin, Monico A. Ortiz, Naiyavudhi Wongkomet,
 Bernhard E. Boser, James H. Smith

FP 12.5: A Dynamic Differential Hall IC with Current Interface for Automotive Sensor Applications 204

Dieter Draxelmayr, Richard Borgschulze

Session 13 Oversampling Data Converters

FP 13.1: A 16b $\Sigma\Delta$ Pipeline ADC 208 with 2.5MHz Output Data-Rate 208

Todd L. Brooks, David H. Robertson, Daniel F. Kelly, Anthony Del Muro, Steve W. Harston

FP 13.2: Low-Voltage Double-Sampled $\Sigma\Delta$ Converters 210

Daniel Senderowicz, Germano Nicollini, Sergio Pernici, Angelo Nagari, Pierangelo Confalonieri, Carlo Dallavalle

FP 13.3: A Two-Path Bandpass $\Sigma\Delta$ Modulator for Digital IF Extraction at 20MHz 212

Adrian K. Ong, Bruce A. Wooley

FP 13.4: A Bandpass $\Sigma\Delta$ Modulator with 92dB SNR and Center Frequency Continuously Programmable from 0 to 70MHz 214

Gopal Raghavan, Joseph F. Jensen, Robert H. Walden, William P. Posey

FP 13.5: A Quadrature Bandpass $\Sigma\Delta$ Modulator for Digital Radio 216

Stephen Jantzi, Kenneth Martin, Adel Sedra

FP 13.6: A 5V, 118dB $\Delta\Sigma$ Analog-to-Digital Converter for Wideband Digital Audio 218

Ka Y. Leung, Eric J. Swanson, Kafai Leung, Sarah S. Zhu

FP 13.7: A 2.3mW CMOS $\Sigma\Delta$ 220 Modulator for Audio Applications 220

Eric J. van der Zwan

Session 14 Technology Directions: Microprocessors and Memories

FP 14.1: Intelligent RAM (IRAM): Chips that Remember and Compute 224

David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberley Keeton, Christoforos Kozyrakis, Randi Thomas, Kathy Yelick

FP 14.2: Development of Single-Chip Multi-GB/s DRAMs 226

Richard Crisp, Andy Chan, Kevin Donnelly, Matthew Griffin, Alfredo Moncayo, Don Perino, Wayne Richardson, Grace Tsang, Jared Zerbe

FP 14.3: Parallel Processing RAM Chip with 256Mb DRAM and Quad Processors 228

Kazuaki Murakami, Satoru Shirakawa, Hiroshi Miyajima

FP 14.4: An Autonomous Reconfigurable Achieved Cell Array for Fault-Tolerant LSIs 230

Atsufumi Shibayama, Hiroyuki Igura, Masayuki Mizuno, Masakazu Yamashina

FP 14.5: The Impact of Stochastic Dopant and Interconnect Distributions on Gigascale Integration 232

James D. Meindl, Vivek K. De, D. Scott Wills, John C. Eble, Xinghai Tang, Jeffery A. Davis, Blanca Austin, Azeez J. Bhavnagarwala

FP 14.6: GaAs 100kGate Gate Array with Digital Variable Delay Macro Cell using Meshed Air Bridge Structure 234

Akira Ohta, Norio Higashisaka, Tetsuya Heima, Takayuki Hisaka, Hirofumi Nakano, Ryuji Ohmura, Tadashi Takagi

Session 15 Serial Data Communications

FP 15.1: A 1.0625Gb/s Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis 238

Alan Fiedler, Ross Mactaggart, James Welch, Shoba Krishnan

FP 15.2: A 3.3V 51.84Mb/s 16-CAP Transceiver for ATM-LANs 240

Motoi Yamaguchi, Yoshio Nishida, Takashi Muraoka, Hirotaka Yamane, Hiroshi Kaiya, Toshimichi Kohno, Toshihiro Narisawa, Yasuhiko Iwamoto, Michio Yotsuyanagi, Masunori Sugimoto

FP 15.3: A 1.25Gb/s, 460mW CMOS Transceiver for Serial Data Communication 242

Dao-Long Chen, Michael O. Baker

FP 15.4: 3.3V, 50Mb/s CMOS Transceiver for Optical Burst-Mode Communication 244

Noboru Ishihara, Makoto Nakamura, Yukio Akazawa, Naoto Uchida, Yhuji Akahori

FP 15.5: A 2.488Gb/s Si-Bipolar Clock and Data Recovery IC with Robust Loss of Signal Detection 246

R. Walker, C. Stout, C-S. Yen

FP 15.6: A 4.25GHz BiCMOS Clock Recovery Circuit with an AV-DSPD Architecture for NRZ Data Stream 248

Satoshi Nakamura, Akio Tajima, Yasushi Kinoshita, Yoshihiko Suemura, Muneo Fukaishi, Hisamitsu Suzuki, Toshiro Itani, Hidenobu Miyamoto, Naoya Henmi, Tooru Yamazaki, Michio Yotsuyanagi

FP 15.7: A 500Mb/s, 20-Channel CMOS Laser Diode Array Driver for a Parallel Optical Bus 250

Peter Xiao, Dan Kuchta, Kevin Stawiasz, Herschel Ainspan, Joong-ho Choi, Hyun Shin

Session 16

Video and Multimedia Signal Processing

FP 16.1: IMcIC: A Single-Chip MPEG2 Video Encoder for Storage 254

Albert van der Werf, Fons Bruls, Richard Kleihorst, Erwin Waterlander, Math Verstraelen, Thomas Friedrich

FP 16.2: A 1.5W Single-Chip MPEG2 MP@ML Encoder with Low-Power Motion Estimation and Clocking 256

Masayuki Mizuno, Yasushi Ooi, Naoya Hayashi, Junichi Goto, Masatoshi Hozumi, Koichiro Furuta, Yoetsu Nakazawa, Osamu Ohnishi, Yutaka Yokoyama, Yoichi Katayama, Hideto Takano, Noriyuki Miki, Yuzo Senda, Ichiro Tamitani, Masakazu Yamashina

FP 16.3: A 2.2GOPS Video DSP with 2-RISC MIMD, 6-PE SIMD Architecture for Real-Time MPEG2 Video Coding/Decoding 258

Eiji Iwata, Katsunori Seno, Masatoshi Aikawa, Mitsuharu Ohki, Hiroshi Yoshikawa, Yuji Fukuzawa, Hirokazu Hanaki, Kazuhiko Nishibori, Yoshihito Kondo, Hideharu Takamuki, Tomoo Nagai, Kouichi Hasegawa, Hiroshi Okuda, Ichiro Kumata, Mitsuo Soneda, Seiichiro Iwase, Takao Yamazaki

FP 16.4: A Real Time MPEG2 Main Profile, Main Level Motion-Estimator Chipset 260

Renaud Pacalet, Anne Lafage, Nicolas Darbel, Philippe Tychon, Armel Bellier, Christophe Dejean, Christophe Dutein, Etienne Fert, Sylvain Haas, Stephane Labert, Beatrice Lievre, Lili Simon, Jacky Talayssat

FP 16.5: A 400 MPixels/s IDCT for HDTV by Multibit Coding and Group Symmetry 262

Jun Rim Choi, Won Jun Hur, Kyoung Keun Lee, Ae Shin Kim

FP 16.6: An 80mm² MPEG2 Audio/Video Decode LSI 264

Yutaka Okada, Takashi Nakamoto, Hiroshi Gunji, Masaru Hase, Masuo Oku, Yukitoshi Tsuboi, Hiroki Mizosoe, Koji Imazawa, Koji Kudo, Toyokazu Hori, Tadashi Saito, Tetsuro Hamano, Peter Del Vecchio, Sorin C.Cismas, Kris Monsen, George Haber, Jorge Cruz-Rios, Charlene Ku, Michael Matter, Henry So, Jim Tong, Miles Simpson, Ye Layne Ng, Kevin Lam, Kenneth Chan

FP 16.7: A 2V 250MHz Multimedia Processor 266

Toyohiko Yoshida, Yukihiko Shimazu, Akira Yamada, Edgar Holmann, Kiyoshi Nakakimura, Hidehiro Takata, Masaya Kitao, Toshio Kishi, Hiroyuki Kobayashi, Masayuki Sato, Atsushi Mohri, Kazumasa Suzuki, Yoshihide Ajioka, Keiichi Higashitani

FP 16.8: 23GOPS Programmable Systolic Array DSP for Video Signal Processing 268

Junichi Yano, Jiro Miyake, Miki Urano, Genichiro Inoue, Shintaro Tsubata, Kazuki Ninomiya, Kenta Sokawa, Yoichiro Miki, Kentaro Onizuka, Ryuta Itoh, Hideaki Nabatani, Tamotsu Nishiyama, Seiji Yamaguchi

FP 16.9: A Fully-Parallel Vector Quantization Processor for Real-Time Motion Picture Compression 270

Tadashi Shibata, Akira Nakada, Masahiro Konda, Tatsuo Morimoto, Tadahiro Ohmi, Hiroyuki Akutsu, Akinobu Kawamura, Kyoji Marumoto

Discussion Sessions

FE 5: "To Be EE or not to Be?" or "Will I be Enjoying Engineering in 10 Years?" 274

FE 6: Synchronous versus Asynchronous Design 276

FE 7: The Future of the Net Computer and Its Impact on Microprocessors 278

FE 8: DRAM + Logic Integration: Which Architecture and Fabrication Process 280

FE 9: Is CMOS Ever Going to Make it in RF? 282

Session 17

Technology Directions: Low-Power / Low-Voltage Circuits

SA 17.1: A 0.5V 200MHz 1-Stage 32b ALU using a Body Bias Controlled SOI Pass-Gate Logic 286

Tsuneaki Fuse, Yukihito Oowaki, Takashi Yamada, Masahiro Kamoshida, Masako Ohta, Tomoaki Shino, Shigeru Kawanaka, Mamoru Terauchi, Takeshi Yoshida, Genso Matsubara, Shinichi Yoshioka, Shigeyoshi Watanabe, Makoto Yoshimi, Kazunori Ohuchi, Sohei Manabe

SA 17.2: A CAD-Compatible SOI/CMOS Gate Array having Body-Fixed Partially-Depleted Transistors 288

Kimio Ueda, Koji Nii, Yoshiki Wada, Isao Takimoto, Shigenobu Maeda, Toshiaki Iwamatsu, Yasuo Yamaguchi, Shigeto Maegawa, Koichiro Mashiko, Hisanori Hamano

SA 17.3: Gate-Over-Driving CMOS Architecture for 0.5V Single-Power-Supply-Operated Devices 290

Toru Iwata, Hiroyuki Yamauchi, Hironori Akamatsu, Yutaka Terada, Akira Matsuzawa

SA 17.4: A 1V CMOS Digital Circuits with Double-Gate-Driven MOSFET 292

Louis S. Y. Wong, Graham A. Rigby

SA 17.5: A Low-Power CMOS Integrated Circuit for Field-Powered Radio Frequency Identification Tags 294
D. Friedman, H. Heinrich, D.-W. Duan

SA 17.6: A Smart Card CMOS Circuit with Magnetic Power and Communications Interface 296
J. Bouvier, Y. Thorigne, S. Abou Hassan, M. J. Revillet, P. Senn

Session 18 Wireless Transceivers and Receivers

SA 18.1: A 2.2V 300µA RDS Pager Baseband Decoder 300
F. Op 't Eynde, R. Moughabghab, P. Cathelin, O. Declerck, X. Saboret, P. Munsch, S. Spanoche, C. Dan

SA 18.2: A 2.7V GSM RF Transceiver IC 302
Kiyoshi Irie, Hiroaki Matsui, Takefumi Endo, Kazuo Watanabe, Taizo Yamawaki, Masaru Kokubo, Julian Hildersley

SA 18.3: A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications 304
Jacques C. Rudell, Jia-Jiunn Ou, Thomas B. Cho, George Chien, Francesco Brianti, Jeffrey A. Weldon, Paul R. Gray

SA 18.4: A 2.7V 2.5GHz Bipolar Chipset for Digital Wireless Communication 306
Stefan Heinen, Karim Hadjizada, Udo Matter, Werner Geppert, Volker Thomas, Stephan Weber, Stefan Beyer, Josef Fenk, Ernst Matschke

SA 18.5: A 2.7V DECT RF Transceiver with Integrated VCO 308
Geoffrey C. Dawe, Jean-Marc Mourant, A. Paul Brokaw

SA 18.6: A 2.5GHz BiCMOS Transceiver for Wireless LAN 310
Robert G. Meyer, William D. Mack, Johannes J.E.M. Hageraats

Session 19 Disk-Drive Signal Processing

SA 19.1: A 200Mb/s CMOS EPRML Channel with Integrated Servo Demodulator for Magnetic Hard Disks 314
Jon Fields, P. Aziz, J. Bailey, F. Barber, J. Barner, H. Burger, R. Foster, M. Heimann, P. Kempsey, L. Mantz, A. Mastrocola, R. Peruzzi, T. Peterson, J. Raisinghani, R. Rauschmayer, M. Saniski, N. Sayiner, P. Setty, S. Tedja, K. Threadgill, Kelly K. Fitzpatrick, Kevin Fisher

SA 19.2: A 1,7 Code EEP4 Read Channel IC with an Analog Noise Whitened Detector 316
Richard Yamasaki, Mike Palmer, Craig Tammel, Ryohei Kuki, Ho-ming Lin, Randy Sandusky, Gary Asakawa, Jim Devoy, Steve Burnham, Dave Gruetter, Brett McClellan, Giacomino Bollati, Valerio Pisati, Emanuele Marconetti, Maurizio Zuffada

SA 19.3: A 200MSample/s Trellis-Coded PRML Read/Write Channel with Digital Servo 318
Roberto Alini, Giorgio Betti, Rinaldo Castello, Fereidoon Heydari, Gerry Maguire, Lisa Fredrickson, Leroy Volz, Dennis Stone

SA 19.4: An EPRML Digital Read/Write Channel IC 320
Jenn-Gang Chern, Cormac Conroy, Richard Contreras, Paul Lai, Larry Moser, Tzuwang Pan, Jim Rae, Shih-Ming Shih, Xiaomin Si, Hemant Thapar, Jerry Tierney, Alfred Yeung, Mitsutoshi Sugawara, Yoshiyuki Tamura

SA 19.5: A 160MHz Analog Equalizer for Magnetic Disk Read Channels 322
Sami Kiriaki, T. Lakshmi Viswanathan, Gennady Feygin, Bogdan Staszewski, Rick Pierson, Bill Krenik, Mickey De Wit, Krishnaswamy Nagaraj

SA 19.6: An 80Mb/s Adaptive DFE Detector in 1µm CMOS 324
James Brown, Paul Hurst, Bret Rothenberg, Steven Lewis

SA 19.7: A 20MHz BiCMOS Peak Detect Pulse Qualifier and Area Detect Servo Demodulator for Hard Disk Drive Servo Loop 326
Mei-Tjng Huang, Fulvio Spagna, John Blink

Session 20 Clocking and I/O

SA 20.1: A 0.35µm CMOS 3-880MHz PLL N/2 Clock Multiplier and Distribution Network with Low Jitter for Microprocessors 330
Ian A. Young, Monte F. Mar, Bharat Bhushan

SA 20.2: A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range 332
Stefanos Sidiropoulos, Mark Horowitz

SA 20.3: Digitally-Controlled PLL with Pulse Width Detection Mechanism for Error Correction 334
James B. Cho

SA 20.4: A 1GHz Dual-Loop Microprocessor PLL with Instant Frequency Shifting 336
Raghunand Bhagwan, Alan Rogers

SA 20.5: Clock-Powered Logic for a 50MHz Low-Power RISC Datapath 338
Nestoras Tzartzanis, William C. Athas

SA 20.6: I/O Family with 200mV to 500mV Supply Voltage 340
Mats Hedberg, Tord Haulin

SA 20.7: Partial Response Detection Technique for Driver Power Reduction in High-Speed Memory-to-Processor Communications 342
Hirotaka Tamura, Miyoshi Saito, Kohtaroh Gotoh, Shigetoshi Wakayama, Junji Ogawa, Yoshiharu Kato, Masao Taguchi, Takeshi Imamura

Session 21 Amplifiers

SA 21.1: Compact 1.8V Low-Power CMOS Operational Amplifier Cells for VLSI 346
Klaas-Jan de Langen, Johan H. Huijsing

SA 21.2: A Multistage Amplifier Topology with Nested Gm-C Compensation for Low-Voltage Application 348
Fan You, S. H. K. Embadi, Edgar Sánchez-Sinencio

SA 21.3: A High-Performance Autozeroed CMOS Opamp with 50 μ V Offset 350
Francois Krummenacher, Reza Vafadar, Apparajan Ganesan, Vlado Valence

SA 21.4: A 1V BiCMOS Rail-to-Rail Amplifier with n-Channel Depletion-Mode Input-Stage 352
Richard Griffith, Robert Vyne, Robert Dotson, Tom Petty

SA 21.5: A Micropower Precision Single-Supply Instrumentation Amplifier 354
Vadim V. Ivanov

SA 21.6: 25Gb/s AGC Amplifier, 22GHz Transimpedance Amplifier and 27.7GHz Limiting Amplifier ICs using AlGaAs/GaAs-HEMTs 356
Zhihao Lao, Manfred Berroth, Volker Hurm, Andreas Thiede, Roland Bosch, Peter Hofmann, Axel Hülsmann, Canute Moglestue, Klaus Köhler

SA 21.7: A Monolithic Wideband Variable Gain Amplifier with a High-Gain Range and Low Distortion 358
Pieter J.G. van Lieshout, Rudy J. van de Plassche

SA 21.8: A GaAs MESFET Schottky Diode Barrier Height Reference Circuit 360
Stewart S. Taylor

Session 22 Communications Building Blocks II

SP 22.1: A Stable 250 to 4000MHz GaAs IQ Modulator IC 364
Andrew Teetzel

SP 22.2: A 27mW CMOS Fractional-N Synthesizer/Modulator IC 366
Michael H. Perrott, Theodore L. Tewksbury, Charles G. Sodini

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver 368
Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee

SP 22.4: PRAM - A Power Ramping Controller for TDMA Systems in Digital Mobile Telecom Applications 370
Rolf Becker, Simon Neukom, Winfrid Birth

SP 22.5: 5.8GHz and 12.6GHz Si Bipolar MMICs 372
Sorin P. Voinigescu, Michael C. Maliepaard

SP 22.6: High Dynamic Range Variable-Gain Amplifier for CDMA Wireless Applications 374
Gurkanwal (Kamal) Singh Sahota, Charles James Persico

Session 23 Analog Techniques

SP 23.1: Single-Chip Class-E Converter for Compact Fluorescent Lamp Ballast 378
Matthias Radecker, Horst L. Fiedler, Franz P. Vogt, Holger Vogt

SP 23.2: A High-Efficiency Variable-Voltage CMOS Dynamic dc-dc Switching Regulator 380
Won Namgoong, Mengchen Yu, Teresa Meng

SP 23.3: A 600MHz Si Bipolar Pin Electronics IC With Timing Error Less Than 25ps 382
Toshihiro Nomura, Tsutomu Wakimoto

SP 23.4: A 12b 28-Channel Trimless DAC 384
Makoto Imamura, Keisuke Kuwahara

SP 23.5: CMOS Current-Controlled Oscillators Using Multiple-Feedback-Loop Ring Architectures

386

Dong-Youl Jeong, Sang-Hoon Chai, Won-Chul Song, Gyu-Hyeong Cho

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

388

Behzad Razavi

SP 23.7: A Balanced 1.5GHz Voltage Controlled Oscillator with an Integrated LC Resonator

390

Leonard Dauphinee, Miles Copeland, Peter Schvan

SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2GHz with Fully-Integrated Tank and Tuning Circuits

392

Bart Jansen, Kevin Negus, Don Lee

**Session 24
Non-Volatile Memory and SRAM**

SP 24.1: A 20MB/s Data Rate 2.5V Flash Memory with Current-Controlled Field Erasing for 1M Cycle Endurance

396

Marco Dallabora, Corrado Villa, Fabio Tassan Caser, Stefan Schippers, Mauro Sali, Giuseppe Ortolani, Antonio Geraci, Marco Defendi, Marcello Cane, Luigi Bettini, Simone Bartoli, Daniele Cantarelli, Roberto Bez

SP 24.2: A 3.3V 16Mb Non-Volatile Virtual DRAM using a NAND Flash Memory Technology

398

Tae-Sung Jung, Do-Chan Choi, Sung-Hee Cho, Myong-Jae Kim, Seung-Keun Lee, Byung-Soon Choi, Jin-Sun Yum, San-Hong Kim, Dong-Gi Lee, Jong-Chang Son, Myung-Sik Yong, Heung-Kwun Oh, Sung-Bu Jun, Woung-Moo Lee, Ejaz Haq, Kang-Deog Suh, Syed Ali, Hyung-Kyu Lim

SP 24.3: A 300MHz Dual Port Graphics RAM using Port Swap Architecture

400

Yasunobu Nakase, Koichiro Mashiko, Takeshi Tokuda

SP 24.4: A 2ns Access, 285MHz, Two-Port Cache Macro using Double Global Bit-Line Pairs

402

Ken-ichi Osada, Hisayuki Higuchi, Koichiro Ishibashi, Naotaka Hashimoto, Kenji Shiozawa

SP 24.5: A 350MHz 3.3V 4Mb SRAM Fabricated in a 0.3µm CMOS Process

404

Geordie Bracerias, Donald Evans, Jose Sousa, John Connor

SP 24.6: A 500MHz 4Mb CMOS Pipeline-Burst Cache SRAM with Point-to-Point Noise Reduction Coding I/O

406

Kazuyuki Nakamura, Koichi Takeda, Hideo Toyoshima, Kenji Noda, Hiroaki Ohkubo, Tetsuya Uchida, Toshiyuki Shimizu, Toshiro Itani, Ken Tokashiki, Koji Kishimoto

**Session 25
Processors and Logic**

SP 25.1: A 200MHz RISC Microprocessor with 128kB On-Chip Caches

410

Wayne Kever, Syrus Ziai, Mike Hill, Don Weiss, Blaine Stackhouse

SP 25.2: A 250MHz 5W RISC Microprocessor with On-Chip L2 Cache Controller

412

Paul Reed, Mike Alexander, Jose Alvarez, Mike Brauer, Chai-Chin Chao, Cody Croxton, Lee Eisen, Toan Le, Tai Ngo, Carmine Nicoletta, Hector Sanchez, Scott Taylor, Neil Vanderschaaf, Gian Gerosa

SP 25.3: A 5ns Store Barrier Cache with Dynamic Prediction of Load / Store Conflicts in Superscalar Processors

414

R. Dean Adams, Archibald J. Allen, John J. Bergkvist, Roy Flaker, James Hesson, Jay LeBlanc

SP 25.4: A 4.1ns Compact 54x54b Multiplier Utilizing Sign Select Booth Encoders

416

Atsuki Inoue, Ryoichi Ohe, Shoichiro Kashiwakura, Shin Mitarai, Takayuki Tsuru, Tetsuo Izawa, Gensuke Goto

SP 25.5: An Early-Completion-Detecting ALU for a 1GHz 64b Datapath

418

Yoshihisa Kondo, Nobuyuki Ikumi, Kiyoji Ueno, Junji Mori, Masashi Hirano

SP 25.6: Half-Rail Differential Logic

420

Swee Yew Choe, Graham A. Rigby, Graham R. Hellestrand

SP 25.7: Skew-Tolerant Domino Circuits

422

David Harris, Mark A. Horowitz

Conference Information

ISSCC Short Course 500

ISSCC Tutorials 502

Profiles of Speakers 505

Index to Authors 509

ISSCC97 Awards 514

ISSCC97 Committees 519

Conference Site Maps 523

ISSCC98 Call for Papers 527

ISSCC97 Conference Timetable 528

**1996 IEEE INTERNATIONAL
SOLID-STATE CIRCUITS CONFERENCE
DIGEST of TECHNICAL PAPERS**

First Edition

February 1996

IEEE Catalog Number 96CH35889

Publisher: John H. Wuorinen, Castine, ME 04421

Forward 3

Session 1 Plenary Session

- TA 1.1: Multimedia Complex on a Chip** 16
Hajime Sasaki
- TA 1.2: Camera on a Chip** 22
Bryan Ackland, Alex Dickinson
- TA 1.3: One-Chip TV** 26
Leo Nederlof

Session 2 Flash Memory

- TP 2.1: A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications** 32
Tae-Sung Jung, Young-Joon Choi, Kang-Deog Suh, Byung-Hoon Suh, Jin-Ki Kim, Young-Ho Lim, Yong-Nam Koh, Jong-Wook Park, Ki-Jong Lee, Jung-Hoon Park, Kee-Tae Park, Jang-Rae Kim, Jeong-Hyong Lee, Hyung-Kyu Lim
- TP 2.2: A 140mm² 64Mb AND Flash Memory with a 0.4 μ m Technology** 34
Hitoshi Miwa, Toshihiro Tanaka, Kazuyoshi Oshima, Yasuhiro Nakamura, Tatsuya Ishii, Atsushi Ohba, Yasuhiro Kouro, Tuguhiro Furukawa, Yoshihiro Ikeda, Osamu Tsuchiya, Ryoichi Hori, Kazuyuki Miyazawa
- TP 2.3: A 98mm² 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell** 36
Masayoshi Ohkawa, Hiroshi Sugawara, Naoaki Sudo, Masaru Tukiji, Ken-ichiro Nakagawa, Masato Kawata, Ken-ichi Oyama, Toshio Takeshima, Shuichi Ohya
- TP 2.4: Bit-line Clamped Sensing Multiplex and Accurate High Voltage Generator for 0.25 μ m Flash Memories** 38
Takayuki Kawahara, Takashi Kobayashi, Yusuke Jyouno, Syun-ichi Saeki, Naoki Miyamoto, Tetsuo Adachi, Masataka Kato, Akihiko Sato, Jiro Yugami, Hitoshi Kume, Katsutaka Kimura
- TP 2.5: A 1Mb 2-Transistor/bit Non-Volatile CAM Based on Flash-Memory Technologies** 40
Tohru Miwa, Hachiro Yamada, Yoshinori Hirota, Toshiya Satoh, Hideki Hara
- TP 2.6: A 3.3V-only 16Mb Flash Memory with Row-Decoding Scheme** 42
Shigeru Atsumi, Akira Umezawa, Masao Kuriyama, Hironori Banba, Nobuaki Ohtsuka, Naoto Tomita, Yumiko Iyama, Takeshi Miyaba, Ryo Sudoh, Eiji Kamiya, Masao Tanimoto, Yohei Hiura, Yoshiko Araki, Eiji Sakagami, Norihisa Arai, Seiichi Mori

TP 2.7: A 55ns 0.35 μ m 5V-only 16M Flash Memory with Deep-Power-Down 44

Bhimachar Venkatesh, Michael Chung, Shubha Govindachar, Vikram Santurkar, Colin Bill, Ravi Gutala, Derek Zhou, James Yu, Michael Van Buskirk, Shouichi Kawamura, Kazuhiro Kurihara, Hiromi Kawashima, Hisayoshi Watanabe

Session 3 Communications Building Blocks

- TP 3.1: A 1.5V 900MHz Downconversion Mixer** 48
Behzad Razavi
- TP 3.2: A 2.7V 900MHz CMOS LNA and Mixer** 50
Andrew N. Karanicolas
- TP 3.3: A 1W 830MHz Monolithic BiCMOS Power Amplifier** 52
S. L. Wong, H. Bhimnathwala, S. Luo, B. Halali, S. Navid
- TP 3.4: A 900MHz Integrated Discrete-Time Filtering RF Front-End** 54
David H. Shen, Chien-Meen Hwang, Bruce Lusignan, Bruce A. Wooley
- TP 3.5: An 81MHz IF Receiver in CMOS** 56
Armond Hairapetian
- TP 3.6: A 0.25mW 13b Passive $\Sigma\Delta$ Modulator for a 10MHz IF Input** 58
Feng Chen, Bosco Leung

Session 4 Disk-Drive Electronics

- TP 4.1: A 150Mb/s PRML Chip for Magnetic Disk Drives** 62
Seiichi Mita, Yasuhide Ouchi, Terumi Takashi, Naoki Sato, Hajime Aoi, Satoshi Minoshima, Tomoaki Hirai, Hideki Miyasaka, Ryuui Shimokawa, Tatsuji Matsuura, Hideki Sawaguchi, Shoichi Miyazawa, Kazuhiko Hikasa, Ryuui Shimokawa, Tatsuji Matsuura, Hideki Sawaguchi, Shoichi Miyazawa, Kazuhiko Hikasa
- TP 4.2: A 130Mb/s PRML Read/Write Channel with Digital-Servo Detection** 64
G. Tyson Tuttle, G. Diwakar Vishakhadatta, Marius Goldenberg, Diana Kuai, Iuri Mehr, Ajay Singh, Richard P. Trujillo, David R. Welland, Ramon Gomez, Farbod Aram, Jerrell P. Hein, David Reed, Jeff Mitchem, William G. Bliss, Alan J. Armstrong, Richard T. Behrens, Trent O. Dudley, Charles J. Duey, John Meadows, William R. Foland Jr., Richard W. Hull, David P. Turner

TP 4.3: A 200Mb/s PRML Read/Write Channel IC 66
K. Parsi, N. Rao, R. Burns, A. Chaiken, M. Chambers, R. Cheung, B. Forni, D. Harnishfeger, C. Jam, S. Kaylor, M. Pennell, J. Perez, M. Rohrbaugh, M. Ross, G. Stuhlmiller, N. Weiner

TP 4.4: A 160MHz Front-End IC for EPR-IV PRML Magnetic Storage Read Channels 68
Patrick Pai, Anthony Brewster, Asad Abidi

TP 4.5: A CMOS 6b 200MSample/s 3V-Supply A/D Converter for a PRML Read Channel LSI 70
Sanroku Tsukamoto, Ian Dedic, Toshiaki Endo, Kazuyoshi Kikuta, Kunihiro Goto, Osamu Kobayashi

TP 4.6: A 200Mb/s Analog DFE Read Channel 72
Nicholas P. Sands, Max W. Hauser, Guojin Liang, Gerrit Groenewold, Steven Lam, Chao-Ho Lin, John Kuklewicz, Luke Lang, Raman Dakshinamurthy

TP 4.7: A 200MHz 9-Tap Analog Equalizer for Magnetic Disk Read Channels in 0.6 μ m CMOS 74
Danfeng Xu, Yonghua Song, Gregory T. Uehara

Session 5 Technology Directions: High-Speed, Low-Power

TP 5.1: TCAD for Analog Circuit Applications: Virtual Devices and Instruments 78
Robert W. Dutton, Boris Troyanovsky, Zhiping Yu, Edwin C. Kan, Ken Wang, Tao Chen, Torkel Arnborg

TP 5.2: Si/SiGe HBT Technology for Low-Cost Monolithic Microwave Integrated Circuits 80
Lawrence Larson, Michael Case, Steven Rosenbaum, David Rensch, Perry MacDonald, Mehran Matlobian, Mary Chen, David Haramé, John Malinowski, Bernard Meyerson, Monica Gilbert, Stephen Maas

TP 5.3: RF Analog and Digital Circuits in SiGe Technology 82
John R. Long, Miles A. Copeland, Stephen J. Kovacic, Duljit S. Malhi, David L. Haramé

TP 5.4: A 0.5V SIMOX-MTCMOS Circuit with a 200ps Logic Gate 84
Takakuni Douseki, Satoshi Shigematsu, Yasuyuki Tanabe, Mitsuru Harada, Hiroshi Inokawa, Toshiaki Tsuchiya

TP 5.5: 0.25 μ m CMOS/SIMOX Gate Array LSI 86
Masayuki Ino, Hirotochi Sawada, Kazuyoshi Nishimura, Masami Urano, Hiroki Suto, Shigeru Date, Takako Ishihara, Tadao Takeda, Yuichi Kado, Hiroshi Inokawa, Toshiaki Tsuchiya, Yutaka Sakakibara, Yoshinobu Arita, Katsutoshi Izumi, Ken Takeya, Tetsushi Sakai

TP 5.6: 0.5V SOI CMOS Pass-Gate Logic 88
Tsuneaki Fuse, Yukihiro Oowaki, Mamoru Terauchi, Shigeyoshi Watanabe, Makoto Yoshimi, Kazunori Ohuchi, Jun'ichi Matsunaga

Session 6 2-D Array Processors and Image-Based Sensors

TP 6.1: An Analog Parallel Array Processor for Real-Time Sensor Signal Processing 92
Peter Kinget, Michiel Steyaert

TP 6.2: B/W Adaptive Image Grabber with Analog Motion Vector Estimator at 0.3GOPS 94
Alfredo Tomasini, Maddalena Brattoli, Ernestina Chioffi, Gianluca Colli, Danilo Gerna, Marco Pasotti

TP 6.3: Analog CMOS Photosensitive Array for Solar Illumination Monitoring 96
Philippe Venier, Olivier Landolt, Patrick Debergh, Xavier Arreguit

TP 6.4: A CMOS Motion Detector System for Pointing Devices 98
Xavier Arreguit, F. André van Schaik, François Bauduin, Marc Bidiville, Eric Raeber

TP 6.5: 128Mb/s Multiport CMOS Binary Active-Pixel Image Sensor 100
Roger A. Panicacci, Sabrina E. Kemeny, Peter D. Jones, Craig Staller, Eric R. Fossum

Discussion Sessions

TE 1: High-Density Flash Memory: Scaling or Multilevel Cell? 104

TE 2: Analog Supply Scaling: Will it follow digital? 106

TE 3: Photons to Bits: Is Electronic Imaging at a Watershed? 108

TE 4: Computer Multimedia: NSP vs. DSP 110

Session 7 ATM/SONET

FA 7.1: Custom ASIC VLSI Device for Asynchronous Transfer Mode (ATM) 114
Mark Thomann

FA 7.2: A Chip-Set Enabling B-ISDN ATM UNI Transmission Convergence (TC) AAL 3/4-Layers, and ATM Layer Functions 116

J. Carlos Calderon, Jose M. Tapia, Enric Corominas, Lluís Paris

FA 7.3: A 5Gb/s 8 x 8 ATM Switch Element CMOS LSI Supporting Five Quality-of-Service Classes with 200MHz LVDS Interface 118

Yasuo Unekawa, Keiko Seki-Fukuda, Kenji Sakaue, Takehiko Nakao, Shin'ichi Yoshioka, Tetsu Nagamatsu, Hideaki Nakakita, Yasuyuki Kaneko, Masahiko Motoyama, Yoshihiro Ohba, Koutarou Ise, Masayoshi Ono, Kuniyuki Fujiwara, Yuichi Miyazawa, Tadahihiro Kuroda, Yukio Kamatani, Takayasu Sakurai, Akira Kanuma

FA 7.4: A 2.5GB/s 32:1 / 1:32 SONET Mux / Demux Chip Set 120

Phuc C. Pham, James McDonald, Paul McDevitt

FA 7.5: 2.8Gb/s 176mW Byte-Interleaved and 3.0Gb/s 118mW Bit-Interleaved 8:1 Multiplexers 122

Masakazu Kurisu, Makoto Kaneko, Tetsuyuki Suzuki, Akira Tanabe, Mitsuhiro Togo, Akio Furukawa, Takao Tamura, Ken Nakajima, Kazuyoshi Yoshida

FA 7.6: Gigabit Complementary HFET Communication Circuits: 16:1 Multiplexer, 1:16 Demultiplexer and 16x16 Crosspoint Switch 124

George S. La Rue, Tuan A. Dao

FA 7.7: Single-Chip 4x500Mbaud CMOS Transceiver 126

Albert Widmer, Kevin Wrenner, Herschel Ainspan, Ben Parker, Pierre Austruy, Bernard Brezzo, Anne-Marie Haen, John Ewen, Mehmet Soyuer, Alain Blanc, Jean-Claude Abbiate, Alina Deutsch, Hyun Shin

Session 8 Digital Clocks and Latches

FA 8.1: Low Jitter and Process Independent DLL and PLL Based on Self-Biased Techniques 130

John G. Maneatis

FA 8.2: A 320MHz, 1.5mW at 1.35V CMOS PLL for Microprocessor Clock Generation 132

Vincent von Kaenel, Daniel Aebischer, Christian Piguet, Evert Dijkstra

FA 8.3: A 360MHz 3V CMOS PLL with 1V Peak-to-Peak Power Supply Noise Tolerance 134

Zhong-Xuan Zhang, He Du, Man Shek Lee

FA 8.4: Digital-Phase Aligner Macro for Clock Tree Compensation with 70ps Jitter 136

Dana Woeste, Marius Dina, Tri Nguyen, Jim Strom

FA 8.5: Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements 138

Hamid Partovi, Robert Burd, Udin Salim, Fredrick Weber, Luigi DiGregorio, Donald Draper

FA 8.6: A 100MHz, 0.4W RISC Processor with 200MHz Multiply-Adder, using Pulse-Register Technique 140

Shinichi Kozu, Masayuki Daito, Yukinori Sugiyama, Hiroaki Suzuki, Hiroshi Morita, Masahiro Nomura, Kouhei Nadehara, Souichiro Ishibuchi, Masako Tokuda, Yoshihisa Inoue, Takashi Nakayama, Hisao Harigai, Yoichi Yano

Session 9 SRAM

FA 9.1 A 6ns 1.5V 4Mb BiCMOS SRAM 144

Shigeru Kuhara, Hideo Toyoshima, Koichi Takeda, Kazuyuki Nakamura, Hitoshi Okamura, Masahide Takada, Hisamitsu Suzuki, Hiroshi Yoshida, Tohru Yamazaki

FA 9.2: A 400MHz 4.5Mb Synchronous BiCMOS SRAM with Alternating Bit-line Loads 146

Azuma Suzuki, Tomohiro Kobayashi, Takahiro Hamano, Hiroshi Hatada, Atsushi Kawasumi, Fumitomo Matsuoka, Kazunari Ishimaru, Minoru Takahashi, Masahito Nishigohri, Yasunori Okayama, Yukari Unno, Masakazu Kakumu, Jun-ichi Tsujimoto

FA 9.3: A 300MHz, 3.3V 1Mb SRAM Fabricated in a 0.5µm CMOS Process 148

Harold Pilo, Steve Lamphier, Fred Towler, Richard Hee

FA 9.4: 350MHz Time-Multiplexed 8-port SRAM and Word Size Variable Multiplier for Multimedia DSP 150

Toshinari Takayanagi, Kazutaka Nogami, Fumitoshi Hatori, Naoyuki Hatanaka, Makoto Takahashi, Makoto Ichida, Shinji Kitabayashi, Tatsuya Higashi, Mike Klein, John Thomson, Roger Carpenter, Ravi Donthi, Denny Renfrow, Jason Zheng, Liane Tinkey, Brandi Maness, Jim Battle, Steve Purcell, Takayasu Sakurai

FA 9.5: A 1V 100MHz 10mW Cache using Separated Bit-Line Memory Hierarchy and Domino Tag Comparators 152

Hiroyuki Mizuno, Nozomu Matsuzaki, Kenichi Osada, Toshinobu Shinbo, Nagatoshi Ooki, Hiroshi Ishida, Koichiro Ishibashi, Tokuo Kure

FA 9.6: A 2ns Zero Wait State, 32kB Semi-Associative L1 Cache 154

Jim Covino, John Connor, Don Evans, Alan Roberts, Marcel Robillard, Jose Sousa, Luigi Ternullo Jr.

FA 9.7: A 500MHz 288kb CMOS SRAM Macro for On-Chip Cache 156

K. Furumochi, H. Shimizu, M. Fujita, T. Akita, T. Izawa, M. Katsube, K. Aoyama, S. Kawamura

FA 9.8: A 200MHz 256kB Second-Level Cache with 1.6GB/s Data Bandwidth 158
David DiMarco, Mark Balmer, Chris Freeman, Ken Hose, Jeffrey L. Miller, Eileen Riggs

Session 10 Low-Power & Communication Signal Processing

FA 10.1: A Low-Power Video-Rate Pyramid VQ Decoder 162
Ely K. Tsern, Teresa H. Meng

FA 10.2: Low-Power Video Encoder/Decoder Chip Set for Digital VCRs 164
Katsuya Hasegawa, Kazutake Ohara, Akihisa Oka, Takehiro Kamada, Yasuhiro Nagaoka, Katsuhisa Yano, Eiji Yamauchi, Takao Kashiro, Tomoo Nakagawa

FA 10.3: A 0.9V 150MHz 10mW 4mm² 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme 166
Tadahiro Kuroda, Tetsuya Fujita, Shinji Mita, Tetsu Nagamatu, Shinichi Yoshioka, Fumihiko Sano, Masayuki Norishima, Masayuki Murota, Makoto Kako, Masaaki Kinugawa, Masakazu Kakumu, Takayasu Sakurai

FA 10.4: A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Application 168
Shin'ichiro Mutoh, Satoshi Shigematsu, Yasuyuki Matsuya, Hideki Fukuda, Junzo Yamada

FA 10.5: A Programmable CODEC Signal Processor 170
Steven R. Norsworthy, Laurence E. Bays, Jonathan Fischer

FA 10.6: Baseband Filters for IS-95 CDMA Receiver Applications Featuring Digital Automatic Frequency Tuning 172
Haideh Khorramabadi, Maurice J. Tarsia, Nam S. Woo

FA 10.7: An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s 174
Alan J. Baker

Session 11 Electronic Imaging Circuits

FA 11.1: 256x256 CMOS Active Pixel Sensor Camera-on-a-Chip 178
R. H. Nixon, S. E. Kemeny, C. O. Staller, E. R. Fossum

FA 11.2: A 128x128-Pixel Standard-CMOS Image Sensor with Electronic Shutter 180
Chye Huat Aw, Bruce A. Wooley

FA 11.3: 360x360-Element Very-High Frame-Rate Burst-Image Sensor 182
Walter F. Kosonocky, Guang Yang, Chao Ye, Rakesh K. Kabra, Liansheng Xie, John L. Lawrance, Vincent Mastrocolla, Frank V. Shallcross, Vipulkumar Patel

FA 11.4: A ¼ inch 330k Square Pixel Progressive-Scan IT-CCD Image Sensor with Sub-Micrometer Channel Width 184
Takao Kuroda, Yuji Matsuda, Katsuya Ishikawa, Keishi Tachikawa, Masayuki Masuyama, Masaji Asami, Masahiko Niwayama, Toshiyuki Yamada, Yuji Miyata, Naoto Niisoe, Sumio Terakawa

FA 11.5: A CMOS Front-End for CCD Cameras 186
Chris Mangelsdorf, Katsu Nakamura, Stacy Ho, Todd Brooks, Kenichi Nishio, Hiroaki Matsumoto

FA 11.6: A 9b Charge-to-Digital Converter for Integrated Image Sensors 188
Susanne A. Paul, Hae-Seung Lee

FA 11.7: A 2.7in. 1.3MPixel Driver-Integrated Poly-Si TFT-LCD for Multimedia Projectors 190
Hideki Asada, Kazumi Hirata, Kazunori Ozawa, Ken-ichi Nakamura, Hiroshi Tanabe, Kenji Sera, Koji Hamada, Kazuo Mochizuki, Susumu Ohi, Shuichi Saitoh, Fujio Okumura, Setsuo Kaneko

Session 12 Serial Data Communications

FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels 194
Bang-Sup Song, David Soo

FP 12.2: A 143-360Mb/s Auto-Rate Selecting Data-Retimer Chip for Serial-Digital Video Signals 196
David Potson, Alan Buchholz

FP 12.3: A 622Mb/s CMOS Clock Recovery PLL with Time-Interleaved Phase Detector Array 198
Inyeol Lee, Changsik Yoo, Wonchan Kim, Sanghoon Chai, Wonchul Song

FP 12.4: A 0.8µm CMOS 2.5Gbps Oversampled Receiver for Serial Links 200
Chih-Kong Ken Yang, Mark A. Horowitz

FP 12.5: A 10Gb/s BiCMOS Clock and Data Recovering 1:4-Demultiplexer in a Standard Plastic Package with External VCO 202
Jürgen Hauenschield, Claus Dorschky, Timo Winkler von Mohrenfels, Roland Seitz

FP 12.6: Circuit Techniques for 10 and 20Gb/s Clock Recovery Using a Fully-Balanced Narrowband Regenerative Frequency Divider with 0.3 μ m HEMTs 204

Zhi-Gong Wang, Manfred Berroth, Andreas Thiede, Michaela Rieger-Motzer, Peter Hofmann, Axel Hülsmann, Klaus Köhler, Brian Raynor, Joachim Schneider, Dieter Briggmann

FP 12.7: A 10Gb/s Silicon Bipolar IC for PRBS Testing 206

Oliver Kromat, Ulrich Langmann, Gerhard Hanke, William J. Hillery

Session 13 Microprocessors

FP 13.1: A Quad-Issue Out-of-Order RISC CPU 210

Jon Lotz, Gregg Lesartre, Samuel Naffziger, Don Kipp

FP 13.2: A 56-Entry Instruction Reorder Buffer 212

Neela Bhakta Gaddis, Joseph R. Butler, Ashok Kumar, William J. Queen

FP 13.3: A 160MHz 32b 0.5W CMOS RISC Microprocessor 214

James Montanaro, Richard T. Witek, Krishna Anne, Andrew J. Black, Elizabeth M. Cooper, Daniel W. Dobberpuhl, Paul M. Donahue, Jim Eno, Alejandro Farrell, Gregory W. Hoepfner, David Kruckemyer, Thomas H. Lee, Peter Lin, Liam Madden, Daniel Murray, Mark Pearce, Sribalan Santhanam, Kathryn Snyder, Ray Stephany, Stephen Thierauf

FP 13.4: A Multimedia 32b RISC Microprocessor with 16Mb DRAM 216

Toru Shimizu, Jiro Korematu, Mitsugu Satou, Hiroyuki Kondo, Shunichi Iwata, Katsunori Sawai, Naoto Okumura, Koichi Ishimi, Yukio Nakamoto, Masaki Kumanoya, Katsumi Dosaka, Akira Yamazaki, Yoshihide Ajioka, Hideo Tsubota, Yasuhiro Nunomura, Takashi Urabe, Junichi Hinata, Kazunori Saitoh

FP 13.5: A 200MHz 2.5V 4W Superscalar RISC Microprocessor 218

Hector Sanchez, Lee Eisen, Cody Croxton, Art Piejko, Carmine Nicoletta, Ivan Vo, Brian Branson, Wen Wang, Quan Nguyen, Taqi Buti, Louis Hsu, Mary Jo Saccamango, Somnuk Ratanaphanyara, Ross Philip, Jose Alvarez, Steve Weitzel, Gian Gerosa

FP 13.6: A Multimedia-Enhanced x86 Processor 220

Forrest Norrod, Ronald Wawrzynek

FP 13.7: A 433MHz 64b Quad-Issue RISC Microprocessor 222

Paul E. Gronowski, Peter J. Bannon, Michael S. Bertone, Randel P. Blake-Campos, Gregory A. Bouchard, William J. Bowhill, David A. Carlson, Ruben W. Castelino, Dale R. Donchin, Richard M. Fromm, Mary K. Gowan, Anil K. Jain, Bruce J. Loughlin, Shekhar Mehta, Jeanne E. Meyer, Robert O. Mueller, Andy Olesin, Tung N. Pham, Ronald P. Preston, Paul I. Rubinfeld

Session 14 Sigma-Delta Converters

FP 14.1: A Stereo Multi-bit $\Sigma\Delta$ D/A with Asynchronous Master-Clock Interface 226

Tom Kwan, Robert Adams, Robert Libert

FP 14.2: A 1.8V, 5.4mW, Digital-Audio $\Sigma\Delta$ Modulator in 1.2 μ m CMOS 228

Shahriar Rabii, Bruce A. Wooley

FP 14.3: A 1.8V 94dB Dynamic Range $\Delta\Sigma$ Modulator for Voice Applications 230

Jorge Grilo, Edward MacRobbie, Raouf Halim, Gabor Temes

FP 14.4: A 0.2mW CMOS $\Sigma\Delta$ Modulator for Speech Coding with 80dB Dynamic Range 232

Eric J. van der Zwan, E. Carel Dijkmans

FP 14.5: A 3V 22mW Multi-bit Current-Mode $\Sigma\Delta$ DAC with 100dB Dynamic Range 234

Yoshiaki Shinohara, Hitoshi Terasawa, Koichiro Ochiai, Masaya Hiraoka, Hideki Kanayama, Toshihiko Hamasaki

FP 14.6: A Band-Pass $\Sigma\Delta$ Modulator for Ultrasound Imaging at 160MHz Clock Rate 236

Orhan Norman

FP 14.7: A 4-Channel, 18b $\Sigma\Delta$ Modulator IC with Chopped-Offset Stabilization 238

Wai Lee

Session 15 Multimedia Signal Processing

FP 15.1: A Real-time Motion Estimation and Compensation LSI with Wide-Search Range for MPEG2 Video Encoding 242

Kazuhito Suguri, Toshihiro Minami, Hiroaki Matsuda, Ritsu Kusaba, Toshio Kondo, Ryota Kasai, Takumi Watanabe, Hidenori Satoh, Nobutarou Shibata, Yutaka Tashiro, Takaaki Izuoka, Hironori Yamauchi, Hiroshi Kotera

FP 15.2: A Programmable Audio/Video Processor for H.320, H.324, and MPEG 244

Douglas Brinthaup, Joseph Knobloch, Joseph Othmer, Brian Petryna, Matthew Uyttendaele

FP 15.3: A 14GOPS Programmable Motion Estimator for H.26x Video Coding 246

Hong-Dar Lin, Alex Anesko, Brian Petryna

FP 15.4: A Video Signal Processor for Motion-Compensated Field-Rate Upconversion in Consumer Television 248
 B. DeLoore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan, J. Kettenis

FP 15.5: A 64-Point Fourier Transform Chip for Digital Television Applications 250
 John V. McCanny, Roger F. Woods, Colin Hui, Tiong Jui Ding, Bruce Devlin, Andrew Major

FP 15.6: A Single-Chip Multimedia Audio System with Digital Sample Rate Conversion and FM Sound Synthesis 252
 Sal Bernadas, Mark Alexander, Jieren Bian, Golam Chowdhury, Qiuji Dong, Mark Gentry, Ash Goyal, Melita Jaric, Michael Jenkins, Michael Kent, Ron Malcolm, Phil Matthews, Kevin McLaughlin, Murali Munuswamy, Kartika Prihadi, Michael Rovner, Jeffrey Scott, Krishnan Subramoniam, William Wagner, Jack Wu

FP 15.7: 5.4GOPS Linear Array Architecture DSP for Video-Format Conversion 254
 Masuyoshi Kurokawa, Akihiko Hashiguchi, Ken'ichiro Nakamura, Hiroshi Okuda, Koji Aoyama, Takao Yamazaki, Mitsuharu Ohki, Mitsuo Soneda, Katsunori Seno, Ichiro Kumata, Masatoshi Aikawa, Hirokazu Hanaki, Seiichiro Iwase

FP 15.8: A Complete AM/FM Stereo Receiver and Tuning System on a Single Chip 256
 Kavé Kianush

Session 16 Technology Directions: Memory

FP 16.1: Implementing Application Specific Memory 260
 Richard C. Foss

FP 16.2: A 768k Embedded DRAM for 1.244Gb/s ATM Switch in a 0.8 μ m Logic Process 262
 Peter Gillingham, Betina Hold, Ian Mes, Cormac O'Connell, Paul Schofield, Karl Skjaveland, Randy Torrance, Tomasz Wojcicki, Henry Chow

FP 16.3: One-Transistor-Cell Multiple-Valued CAM for a Collision Detection VLSI Processor 264
 Takahiro Hanyu, Naoki Kanagawa, Michitaka Kameyama

FP 16.4: Single-Electron-Memory Integrated Circuit for Giga-to-Tera Bit Storage 266
 K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, K. Seki

FP 16.5: A True Nonvolatile Analog Memory Cell using Coupling-Charge Balancing 268
 Kyu-hyoun Kim, Kwyro Lee

FP 16.6: A 2.5V 256-Level Non-Volatile Analog Storage Device Using EEPROM Technology 270
 Hieu Van Tran, Trevor Blyth, David Sowards, Larry Engh, B. Nataraj, Tony Dunne, Hai Wang, Vishal Sarin, Tin Lam, Hagop Nazarian, Genda Hu

Discussion Sessions

FE 5: What is the Best Signalling Technology for Memory to Logic Chip Communications? 274

FE 6: The Analog Top Ten 276

FE 7: The Interconnect Nightmare 278

FE 8: Is ATMReady for Primetime (the desktop)? 280

Session 17 High-Speed Communications

SA 17.1: An Offset-Free LPF for $\pi/4$ -shift QPSK Signal Generator 284
 Hiroshi Tanimoto, Tetsuro Itakura, Takashi Ueno, Akira Yasuda, Kazuhiro Oda

SA 17.2: A 12mA Triple Conversion Receiver for GPS 286
 Francesco Piazza, Qiuting Huang

SA 17.3: A Wide Dynamic Range GaAs Broadcast Satellite Tuner IC 288
 Robert Bayruns, Ozvaldo Lopez, Scott Sweeney, Kuohsiung Li, Norman Ditrick

SA 17.4: A 660MB/s Interface Megacell Portable Circuit in 0.3 μ m - 0.7 μ m CMOS ASIC 290
 Kevin Donnelly, Yiu-Fai Chan, John Ho, Chanh Tran, Samir Patel, Benedict Lau, Jun Kim, Pak Chau, Charlie Huang, Jason Wei, Leung Yu, Richard Tarver, Mark Johnson

SA 17.5: A 1.4Gb/s 12-Channel Parallel Laser Diode Driver IC for Optical Interconnections 292
 Toshiyuki Umeda, Kunio Yoshihara, Mitsuo Konno, Katsuji Kaminishi, Kenji Hirakawa

SA 17.6: A 10b 120MSample/s Multiple Sampling, Single Conversion CMOS A/D Converter for I/Q Demodulator 294
 Jan-Erik Eklund, Ragnar Arvidsson

Session 18 Technology Directions: Digital, Neuron-MOS, & Test

- SA 18.1: Complementary Adiabatic and Fully Adiabatic MOS Logic Families for Gigascale Integration** 298
Vivek K. De, James D. Meindl
- SA 18.2: Elastic-Vt CMOS Circuits for Multiple On-Chip Power Control** 300
Masayuki Mizuno, Koichiro Furuta, Satoshi Narita, Hitoshi Abiko, Isami Sakai, Masakazu Yamashina
- SA 18.3: Charge Recycling Differential Logic for Low-Power Application** 302
Bai-Sun Kong, Joo-Sun Choi, Seog-Jun Lee, Kwiro Lee
- SA 18.4: Advances in Neuron-MOS Applications** 304
Tadashi Shibata, Tsutomu Nakai, Ning Mei Yu, Yuichiro Yamashita, Masahiro Konda, Tadahiro Ohmi
- SA 18.5: A 16cm² Monolithic Multiprocessor System Integrating 9 Video Signal Processing Elements** 306
Jan Otterstedt, Klaus Gaedke, Klaus Herrmann, Martin Kuboschek, Hans-Ulrich Schröder, Axel Werner
- SA 18.6: A BiCMOS Active Substrate Probe Card Technology for Digital Testing** 308
Masoud Zargari, Justin Leung, S. Simon Wong, Bruce A. Wooley

Session 19 Data Conversion

- SA 19.1: Monolithic Low-Power 16b, 1MSample/s Self-Calibrating Pipeline ADC** 312
Michael K. Mayes, Sing W. Chin
- SA 19.2: A 2.5V 12b 5MSample/s Pipelined CMOS ADC** 314
Paul C. Yu, Hae-Seung Lee
- SA 19.3: A 12b 10MHz 250mW CMOS A/D Converter** 316
Shin-II Lim, Seung-Hoon Lee, Sun-Young Hwang
- SA 19.4: An 80MHz 80mW 8b CMOS Folding A/D Converter with Distributed T/H Preprocessing** 318
Ardie G.W. Venes, Rudy J. van de Plassche
- SA 19.5: A 200MSample/s 6b Flash ADC in 0.6 μ m CMOS** 320
Joe Spalding, Declan Dalton
- SA 19.6: A 1.5V 8b 8mW BiCMOS Video A/D Converter** 322
Hiroshi Hasegawa, Michio Yotsuyanagi, Masaharu Satoh, Shuuji Kishi, Masaki Ishida, Motoi Yamaguchi

Session 20 Sensor Circuits

- SA 20.1: An 8-Channel 250MHz BiCMOS Discriminator for Medical Imaging** 326
Adriano Bigongiari, Simona Brigati, Giuseppe Caiulo, Giovanni Franchi, Franco Maloberti
- SA 20.2: Integrated Ultraviolet Sensor System with On-Chip 1G Ω Transimpedance Amplifier** 328
Daniel Bolliger, Piero Malcovati, Andreas Häberli, Henry Baltes, Pasqualina Sarro, Franco Maloberti
- SA 20.3: A Laser-Detector-Hologram Unit with IV Amplifiers and Built-in Micro-Mirror** 330
Hisanori Ishiguro, Shinichi Kamimura, Takeshi Higashii, Masanori Hirose, Akira Ueno, Akio Yoshikawa, Kunio Itoh, Masayuki Yamaguchi
- SA 20.4: 2D Magnetic Microsensor with On-Chip Signal Processing for Contactless Angle Measurement** 332
Andreas Häberli, Michael Schneider, Piero Malcovati, Ruggero Castagnetti, Franco Maloberti, Henry Baltes
- SA 20.5: A Temperature Sensor with Single Resistor Set-Point Programming** 334
A. Paul Brokaw
- SA 20.6: Single-Chip Smart Power Camera Controller with Photodiode Current Measurement Down to 3nA** 336
Domenico Rossi, Giorgio Pedrazzini, Massimo Pozzoni, Giulio Ricotti, Enrico Ravanelli, Elliott Strizhak, Mark Kackprowicz

Session 21 Wireless Systems

- SP 21.1: A GaAs RF Transceiver IC for 1.9GHz Digital Mobile Communication Systems** 340
Kazuya Yamamoto, Kosei Maemura, Yukio Ohta, Nobuyuki Kasai, Minoru Noda, Hisahiro Yuura, Yutaka Yoshii, Masatoshi Nakayama, Noriko Ogata, Tadashi Takagi, Mutuyuki Otsubo
- SP 21.2: A 1.9GHz Single-Chip IF Transceiver for Digital Cordless Phones** 342
Hisayasu Sato, Kenichi Kashiwagi, Kazuhito Niwano, Tetsuya Iga, Tatsuhiko Ikeda, Koichiro Mashiko
- SP 21.3: A Direct-Conversion Receiver for 900MHz (ISM Band) Spread-Spectrum Digital Cordless Telephone** 344
Christopher Dennis Hull, Robert Ray Chu, Joo Leong Tham

SP 21.4: A Low-Power CMOS Chipset for Spread Spectrum Communications 346
 Samuel Sheng, Lapoe Lynn, Jim Peroulas, Kevin Stone, Ian O'Donnell, Robert Brodersen

SP 21.5: A 0.9V 1.2mA 200MHz BiCMOS Single-Chip Narrow-Band FM Receiver 348
 Matthijs Pardoën, John Gerrits, Vincent von Kaenel

SP 21.6: A Two-Chip Digital Car Radio 350
 Lothar Vogt, Dan Brookshire, Stefan Lottholz, Guenther Zwiehoff

Session 22 Microprocessor Functional Blocks & Circuits

SP 22.1: A Dual Floating-Point Coprocessor with an FMAC Architecture 354
 Craig Heikes, Glenn Colon-Bonet

SP 22.2: 200MHz Superscalar RISC Processor Circuit Design Issues 356
 Nader Vasseghi, Paul Koike, Leon Yang, Dan Freitas, Robert Conrad, Arvind Bomdica, Li-Siang Lee, Shahida Gupta, Moon-Yee Wang, Robert Chang, Wilson Chan, Chester Lee, Franz Lutz, Frank Leu, Hai Nguyen, Quaid Nasir

SP 22.3: A Dual-Execution Pipelined Floating-Point CMOS Processor 358
 John A. Kowaleski Jr., Gilbert M. Wolrich, Timothy C. Fischer, Robert J. Dupcak, Patricia L. Kroesen, Tung Pham, Andy Olesin

SP 22.4: A 64-Entry 167MHz Fully-Associative TLB for a RISC Microprocessor 360
 Eric Anderson

SP 22.5: A Sub-Nanosecond 0.5 μ m 64b Adder Design 362
 Samuel Naffzinger

SP 22.6: A 4.3ns 0.3 μ m CMOS 54x54b Multiplier Using Precharged Pass-Transistor Logic 364
 Makoto Hanawa, Kenji Kaneko, Tatsuya Kawashimo, Hiroshi Maruyama

Session 23 DRAM

SP 23.1: A 60ns 1Mb Nonvolatile Ferroelectric Memory with Non-Driven Cell Plate Line Write/Read Scheme 368
 Hiroki Koike, Tetsuya Otsuki, Tohru Kimura, Masao Fukuma, Yoshihiro Hayashi, Yukihiko Maejima, Kazushi Amanuma, Nobuhiro Tanabe, Takeo Matsuki, Shinobu Saito, Tsuneo Takeuchi, Souta Kobayashi, Takemitsu Kunio, Takashi Hase, Yoichi Miyasaka, Nobuaki Shohata, Masahide Takada

SP 23.2: A 1MB, 100MHz Integrated L2 Cache Memory with 128b Interface and ECC Protection 370
 Glenn Giacalone, Robert Busch, Frank Creed, Alex Davidovich, Sri Divakaruni, Charles Drake, Christopher Ematrudo, John Fifield, Mark Hodges, Wayne Howell, Peter Jenkins, Maciek Kozyrczak, Christopher Miller, Thomas Obremski, Charlotte Reed, George Rohrbaugh, Mike Vincent, Tim von Reyn, Jeffery Zimmerman

SP 23.3: A 7.68GIPS 3.84GB/s 1W Parallel Image-Processing RAM Integrating a 16Mb DRAM and 128 Processors 372
 Yoshiharu Aimoto, Tohru Kimura, Yoshikazu Yabe, Hideki Heiuchi, Youetsu Nakazawa, Masato Motomura, Takuya Koga, Yoshihiro Fujita, Masayuki Hamada, Takaho Tanigawa, Hajime Nobusawa, Kuniaki Koyama

SP 23.4: A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay 374
 Takanori Saeki, Yuji Nakaoka, Mamoru Fujita, Akihito Tanaka, Kyoichi Nagata, Kenichi Sakakibara, Tatsuya Matano, Yukio Hoshino, Kazutaka Miyano, Satoshi Isa, Eiichiro Kakehashi, John Mark Drynan, Masahiro Komuro, Tadashi Fukase, Haruo Iwasaki, Junichi Sekine, Masahiko Igeta, Nobuko Nakanishi, Toshiro Itani, Kazuyoshi Yoshida, Hiroshi Yoshino, Syuichi Hashimoto, Tsuyoshi Yoshii, Michihiko Ichinose, Tomoo Imura, Masato Uzii, Kuniaki Koyama, Yukio Fukuzo, Takashi Okuda

SP 23.5: A 1.6GB/s Data-Rate 1Gb Synchronous DRAM with Hierarchical Square-Shape Memory Block and Distributed Bank Architecture 376
 Yasuhiko Nitta, Narumi Sakashita, Ken'ichi Shimomura, Fumihiko Okuda, Hiroki Shimano, Satoshi Yamakawa, Akihiko Furukawa, Koji Kise, Hiroshi Watanabe, Yoshihiko Toyoda, Tetsuo Fukada, Makiko Hasegawa, Masaki Tsukude, Kazutami Arimoto, Shinji Baba, Yoshihiro Tomita, Shinji Komori, Kazuo Kyuma, Haruhiko Abe

SP 23.6: A 32-Bank 1Gb DRAM with 1GB/s Bandwidth 378
 Jei-Hwan Yoo, Chang-Hyun Kim, Kyu-Chan Lee, Kye-Hyun Kyung, Seung-Moon Yoo, Jung-Hwa Lee, Moon-Hae Son, Jin-Man Han, Bok-Moon Kang, Ejaz Haq, Sang-Bo Lee, Jai-Hoon Sim, Joung-Ho Kim, Byung-Sik Moon, Keum-Yong Kim, Jae-Gwan Park, Kyu-Phil Lee, Kang-Yoon Lee, Ki-Nam Kim, Soo-In Cho, Jong-Woo Park, Hyung-Kyu Lim

Session 24 Analog Techniques

SP 24.1: A 1.3V Op-amp in Standard 0.7 μ m CMOS with Constant g_m and Rail-to-Rail Input and Output Stages 382
 Giuseppe Ferri, Willy Sansen

SP 24.2: Fully-Integrated 5V CMOS System for a 20MSample/s Sampling Oscilloscope 384
 Mathias Krauß, Hermann Thieme, Horst-Günter Schniek, Erich Wittig

SP 24.3: A High-Efficiency 4x20W Monolithic Audio Amplifier for Automobile Radios Using a Complementary DMOS BCD Technology 386
 E. Botti, T. Mandrini, F. Stefani

SP 24.4: 1.2V CMOS Switched-Capacitor Circuits 388
 Jieh-Tsorng Wu, Yueh-Huang Chang, Kuen-Long Chang

SP 24.5: A 900MHz Frequency Synthesizer with Integrated LC Voltage-Controlled Oscillator 390
 Akbar Ali, Joo Leong Tham

SP 24.6: A 900MHz CMOS LC-Oscillator with Quadrature Outputs 392
 Ahmadreza Rofougaran, Jacob Rael, Maryam Rofougaran, Asad Abidi

SP 24.7: A 3V 4GHz nMOS Voltage-Controlled Oscillator with Integrated Resonator 394
 Mehmet Soyuer, Keith A. Jenkins, Joachim N. Burghartz, Michael D. Hulvey

Session 25 Technology Directions: Optical Interconnects, High Temperature, & Packaging

SP 25.1: Circuit and System Challenges in IR Wireless Communication 398
 Mark B. Ritter, Fritz Gfeller, Walter Hirt, Dennis Rogers, Sudhir Gowda

SP 25.2: Serial Networks for Computing Applications 400
 Roland Marbot, Pascal Couteaux, Jean-Claude Lebihan, Reza Nezamzadeh, Anne Pierre-Duplessix

SP 25.3: High-Temperature Electronics Using Silicon Technology 402
 James Haslett, Fred Trofimenkoff, Ivars Finvers, Faramarz Sabouri, Robert Smallwood

SP 25.4: Intelligent Optical Backplanes 404
 H. Scott Hinton, Kent E. Devenport, David V. Plant, Ted. H. Szymanski

SP 25.5: 15 μ m Solder Bonding of GaAs/AlGaAs MQW Devices to MOSIS 0.8 μ m CMOS for 1Gb/s Two-Beam Smart-Pixel Receiver/Transmitter 406
 T. K. Woodward, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, A. L. Lentine, R. A. Novotny, L. A. D'Asaro, L. M. F. Chirovsky, S. P. Hui, B. Tseng, D. Kossives, D. Dahringer, R. E. Leibenguth, J. E. Cunningham, W. Y. Jan, D. A. B. Miller

SP 25.6: A Millimeter-Wave Flip-Chip IC using Micro-Bump Bonding Technology 408
 Hiroyuki Sakai, Yorito Ota, Kaoru Inoue, Manabu Yanagihara, Toshinobu Matsuno, Mitsuru Tanabe, Takayuki Yoshida, Yoshito Ikeda, Suguru Fujita, Kazuaki Takahashi, Morikazu Sagawa

Conference Information

Presentation of Awards	21
Continuations of ISSCC96 Papers	411
ISSCC Short Course	484
ISSCC Tutorials	486
Profiles of Speakers	490
Index to Authors	493
ISSCC 96 Awards	499
ISSCC 96 Committees	503
Conference Site Maps	507
ISSCC97 Call for Papers	511
ISSCC96 Conference Timetable	512

WEDNESDAY, THURSDAY, and FRIDAY / FEBRUARY 15, 16, and 17, 1995

1995 IEEE INTERNATIONAL



1995 DIGEST of TECHNICAL PAPERS

VOLUME THIRTY-EIGHT
ISSN 0193-6530

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION, BAY AREA COUNCIL / UNIV. OF PA.

Foreword.....3

Session 1 Plenary Session

WA 1.1: Digital Storage Media in the Digital Highway Era.....16
Toshiyuki Yamada

WA 1.2: The Making of the PowerPC™ Microprocessor....22
Raymond DuPont, David Bearden, Roger Bailey, Paul Rossbach

WA 1.3: Gigachips: Deliver Affordable Digital Multimedia for Work and Play Via Broadband Network and Set-Top Box.....26
Pallab Chatterjee

Session 2 Data Communications

WP 2.1: Single-Chip 1062Mbaud CMOS Transceiver for Serial Data Communication.....32
John F. Ewen, Albert X. Widmer, Mehmet Soyuer, Kevin R. Wrenner, Ben Parker, Herschel A. Ainspan

WP 2.2: 3.5Gb/s x 4-Ch Si Bipolar LSIs for Optical Interconnections.....34
Noboru Ishihara, Shuichi Fujita, Minoru Togashi, Shigeki Hino, Yoshimitsu Arai, Nobuyuki Tanaka, Yoshiji Kobayashi, Yukio Akazawa

WP 2.3: 1.65Gb/s 60mW 4:1 Multiplexer and 1.8Gb/s 80mW 1:4 Demultiplexer ICs Using 2V 3-Level Series-Gating ECL Circuits.....36
Tadahiro Kuroda, Tetsuya Fujita, Yasushi Itabashi, Satohiko Kabumoto, Makoto Noda, Akira Kanuma

WP 2.4: A 900Mb/s Bidirectional Signaling Scheme.....38
Randy Mooney, Charles Dike, Shekhar Borkar

WP 2.5: A CMOS Gate Array with 600Mb/s Simultaneous Bidirectional I/O Circuits.....40
Toshiro Takahashi, Makio Uchida, Takahiko Takahashi, Ryozo Yoshino, Masakazu Yamamoto, Nobuaki Kitamura

WP 2.6: A Low-Distortion GaAs Variable Attenuator IC for Digital Mobile Communication System.....42
Kazuo Miyatsuji, Daisuke Ueda

WP 2.7 150/30Mb/s CMOS Non-Oversampled Clock and Data Recovery Circuits with Instantaneous Locking and Jitter Rejection.....44
Alfred E. Dunlop, Wilhelm C. Fischer, Mihai Banu, Thaddeus Gabara

Session 3 Analog Techniques

WP 3.1: A 1.5 V Class AB CMOS Buffer Amplifier for Driving Low-Resistance Loads.....48
Rob van Dongen, Vincent Rikkink, Marc Degrauwe

WP 3.2: A CMOS Multi-Channel IC for Pulse Timing Measurements with 1mV Sensitivity.....50
Marc J. Loinaz, Bruce A. Wooley

WP 3.3: Dual Switch-Mode Regulator IC.....52
Andrew Marshall, Joe Devore

WP 3.4: A 1.06Gb/s -31dBm to 0dBm BiCMOS Optical Preamplifier Featuring Adaptive Transimpedance...54
Haideh Khorramabadi, Liang D. Tzeng, Maurice J. Tarsia

WP 3.5: A 200MHz 15mW BiCMOS Sample-and-Hold Amplifier with 3V Supply.....56
Behzad Razavi, James Sung

WP 3.6: A 1GSamples/s 8b Silicon Bipolar Track&Hold IC.....58
Bernard Prégardier, Ulrich Langmann, William J. Hillery

WP 3.7:A Large-Input-Dynamic-Range Multi-Input Floating-Gate MOS Four-Quadrant Analog Multiplier.....60
Hamid Reza Mehrvarz, Chee Yee Kwok

Session 4 Technology Directions & Neural Networks

WP 4.1: Technology Advances in Liquid-Crystal Displays.....64
Yutaka Ishii, Katsunobu Awane

WP 4.2: Silicon-Based Photonic Devices.....66
Richard A. Soref

WP 4.3: A Single-Transistor Ferroelectric Memory Cell...68
Takashi Nakamura, Yuichi Nakao, Akira Kamisawa, Hidemi Takasu

WP 4.4: A 0.9V Embedded Ferroelectric Memory for Microcontrollers.....70
Tatsumi Sumi, Masamichi Azuma, Tatsuo Otsuki, John Gregory, Carlos A. Paz de Araujo

Discussion Sessions

- WP 4.5: A Sparse Memory-Access Neural Network Engine with 96 Parallel Data-Driven Processing Units...72**
K. Aihara, O. Fujita, K. Uchimura
- WP 4.6: Analog CMOS Implementation of High Frequency Least-Mean Square Error Learning Circuit.....74**
F. J. Kub, E.W. Justh

- WE 1: Silicon Foundries: Partners, Suppliers or Competitors?.....94**
- WE 2: The Best DRAM Approach for Graphics Applications.....96**
- WE 3: The Digital Highway: Off Ramp to the Home.....98**
- WE 4: Analog BiCMOS: Luxury or Necessity?.....100**

Session 5
Disk &
Arithmetic Signal Processors

- WP 5.1: A 16MB/s PRML Read/Write Data Channel.....78**
Raymond A. Richetta, Christian J. Goetschel, Robert A. Greene, Robert A. Kertis, Rick A. Philpott, Timothy J. Schmerbeck, Donald J. Schulte, David P. Swart
- WP 5.2: 250MHz Digital FIR Filters for PRML Disk Read Channels.....80**
Dale J. Pearson, Scott K. Reynolds, Andrew C. Megdanis, Sudhir Gowda, Kevin R. Wrenner, Michael Immediato, Richard L. Galbraith, Hyun J. Shin
- WP 5.3: A 240MHz 8-Tap Programmable FIR Filter for Disk-Drive Read Channels.....82**
Lars E. Thon, Pantas Sutardja, Fang-shi Lai, Gerald Coleman
- WP 5.4: A 0.9V 100MHz 4mW 2mm² 16b DSP Core.....84**
Masanori Izumikawa, Hiroyuki Igura, Koichiro Furuta, Hiroshi Ito, Hitoshi Wakabayashi, Ken Nakajima, Tohru Mogami, Tadahiko Horiuchi, Masakazu Yamashina
- WP 5.5: 114MFLOPS Logarithmic Number System Arithmetic Unit for DSP Applications.....86**
David M. Lewis
- WP 5.6: A 210 Mb/s Radix-4 Bit-level Pipelined Viterbi Decoder.....88**
Alfred K. Yeung, Jan M. Rabaey
- WP 5.7: An IC for Turbo-Codes Encoding & Decoding....90**
C. Berrou, P. Combelles, P. Pénard, B. Talibart

Session 6
Digital Design Elements

- TA 6.1: A 14-Port 3.8ns 116-Word 64b Read-Renaming Register File.....104**
Creighton Asato, Robert Montoye, John Gmuender, E. Wade Simmons, Atsushi Ike, John Zasio
- TA 6.2: Clock-Buffer Chip with Multiple-Target Automatic Skew Compensation.....106**
Richard B. Watson, Jr., Russell B. Iknaiian
- TA 6.3: A 2.4GOPS Data-Driven Reconfigurable Multiprocessor IC for DSP.....108**
Alfred K. Yeung, Jan M. Rabaey
- TA 6.4: A Sea-of-Gates FPGA.....110**
E. Goetting, D. Schultz, D. Parlour, S. Frake, R. Carpenter, C. Abellera, B. Leone, D. Marquez, M. Palczewski, E. Wolsheimer, M. Hart, K. Look, M. Voogel, G. West, V. Tong, A. Chang, D. Chung, W. Hsieh, L. Farrell, W. Carter
- TA 6.5: Fully-Integrated CMOS Phase-Locked Loop with 15 to 240MHz Locking Range and ±50ps Jitter....112**
Ilya Novof, John Austin, Russ Chmela, Todd Frank, Ram Kelkar, Ken Short, Don Strayer, Mark Styduhar, Steve Wyatt
- TA 6.6: A 150MIPS/W CMOS RISC Processor for PDA Applications.....114**
Masato Nagamatsu, Haruyuki Tago, Takashi Miyamori, Minoru Kamata, Hiroaki Murakami, Yukio Ootaguro, Harutaka Goto, Toru Utsumi, Tatsuo Teruyama, Ken Mabuchi, Atsushi Kawasumi, Kamran Malik
- TA 6.7: Regenerative Feedback Repeaters for Programmable Interconnections.....116**
Ivo Dobbelaere, Mark Horowitz, Abbas El Gamal

Session 7 Flash Memory

- TA 7.1: A 3.3V 50MHz Synchronous 16Mb Flash Memory.....120**
D. Mills, M. Bauer, A. Bashir, R. Fackenthal, K. Frary, T. Gullard, C. Haid, J. Javanifard, P. Kwong, D. Leak, S. Pudar, M. Rashid, R. Rozman, S. Sambandan, S. Sweha, J. Tsang
- TA 7.2: A 3.3V-Only 16Mb DINOR Flash Memory.....122**
Shin-ichi Kobayashi, Masaaki Mihara, Yoshikazu Miyawaki, Motoharu Ishii, Tomoshi Futatsuya, Akira Hosogane, Atsushi Ohba, Yasushi Terada, Natsuo Ajika, Yuichi Kunori, Kojiro Yuzuriha, Masahiro Hatanaka, Hirokazu Miyoshi, Tsutomu Yoshihara, Yuji Uji, Akinori Matsuo, Yasuhiro Taniguchi, Yasuo Kiguchi
- TA 7.3: A 3.3V High-Density AND Flash Memory with 1ms/512B Erase & Program Time.....124**
Atsushi Nozoe, Takashi Yamazaki, Hiroshi Sato, Hiroaki Kotani, Shoji Kubono, Kiichi Manita, Toshihiro Tanaka, Takayuki Kawahara, Masataka Kato, Katsutaka Kimura, Hitoshi Kume, Ryouchi Hori, Toshiaki Nishimoto, Shoji Shukuri, Atsushi Ohba, Yasuhiro Kouro, Osamu Sakamoto, Atsushi Fukumoto, Moriyoshi Nakajima
- TA 7.4: A 34Mb 3.3V Serial Flash EEPROM for Solid-State Disk Applications.....126**
Raul Cemea, Douglas J. Lee, Mehrdad Mofidi, Evan Y. Chang, Wu-Yi Chien, Leslie Goh, Yupin Fong, Jack H. Yuan, Gheorghe Samachisa, Daniel C. Guterma, Sanjay Mehrotra, Kazuo Sato, Hideaki Onishi, Kenji Ueda, Fumihiko Noro, Kyohko Miyamoto, Mitchio Morita, Kazuo Umeda, Kazuya Kubo
- TA 7.5: A 3.3V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme.128**
Kang-Deog Suh, Byung-Hoon Suh, Young-Ho Lim, Jin-Ki Kim, Young-Joon Choi, Yong-Nam Koh, Sung-Soo Lee, Suk-Chon Kwon, Byung-Soon Choi, Jin-Sun Yum, Jung-Hyuk Choi, Jang-Rae Kim, Hyung-Kyu Lim
- TA 7.6: A 35ns Cycle-Time 3.3V-Only 32Mb NAND Flash EEPROM.....130**
Kenichi Imamiya, Yoshihisa Iwata, Yoshihisa Sugiura, Hiroshi Nakamura, Hideko Oodaira, Masaki Momodomi, Yasuo Ito, Toshiharu Watanabe, Hitoshi Araki, Kazuhito Narita, Kazunori Masuda, Junichi Miyamoto
- TA 7.7: A Multilevel Cell 32Mb Flash Memory.....132**
M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, K. Wojciechowski

Session 8 Wireless Communications

- TA 8.1: A Fully-Integrated 900MHz CMOS Double Quadrature Downconverter.....136**
Jan Crols, Michiel Steyaert
- TA 8.2: A 1.9GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems.....138**
Chikau Takahashi, Ryuichi Fujimoto, Satoshi Arai, Tetsuro Itakura, Takashi Ueno, Hiroshi Tsurumi, Hiroshi Tanimoto, Shuji Watanabe, Kenji Hirakawa
- TA 8.3: A Low-Voltage Silicon Bipolar RF Front-End for PCN Receiver Applications.....140**
John R. Long, Miles A. Copeland, Peter Schvan, Robert A. Hadaway
- TA 8.4: A Sequential Gain IC For Miniature Short-Range Battery-Powered Wireless Data Receivers.....142**
Mark Gehring, Russ Moen, Lawrence Ragan, Darrell Ash
- TA8.5: A 3V MMIC Chip Set for 1.9GHz Mobile Communication Systems.....144**
Satoshi Tanaka, Eiichi Hase, Akishige Nakajima, Katsutoshi Sugano, Toru Fujioka, Yoshitaka Imakado, Kei Fujiwara, Tatsuto Okamoto, Yasushi Shigeno, Kozo Sato, Isao Arai, Masao Yamane, Chushiro Kusano, Kazumichi Sakamoto, Jun-ichi Nakagawa, Masahiro Koya
- TA 8.6: A 3.0V 2GHz Transmitter IC for Digital Radio Communication with Integrated VCOs.....146**
Stefan Heinen, Stefan Beyer, Josef Fenk
- TA 8.7: 2.7V GSM Transceiver ICs with On-Chip Filtering148**
Chris Marshall, Farbod Behbahani, Winfrid Birth, Ali Fotowat, Thilo Fuchs, Rainer Gaethke, Emil Heimerl, Sheng Lee, Paul Moore, Saeed Navid, Erich Saur
- TA 8.8: A 2.7V to 4.5V Single-Chip GSM Transceiver RF Integrated Circuit.....150**
Trudy Stetzler, Irving Post, Joseph Havens, Mikio Koyama

Session 9 Integrated Circuits and Sensors

- TA 9.1: A Battery-Operated Optical Spot Intensity Measurement System.....154**
Michel Chevroulet, Michel Pierre, Bernard Steenis, Jean-Paul Bardin
- TA 9.2: Integrated Analog Sensor for Automatic Alignment.....156**
Christopher B. Umminger, Charles G. Sodini
- TA 9.3: A CMOS Chip-set for Detecting 10ppb Concentrations of Heavy Metals.....158**
John G. Ryan, Lee Barry, Colin Lyden, John Alderman, Bill Lane, Lutz Schiffner, Jürgen Boldt, Hermann Thieme
- TA 9.4: A Monolithic Surface-Micromachined Accelerometer with Digital Output.....160**
Crist Lu, Mark Lemkin, Bernhard E. Boser
- TA 9.5: A Programmable Mixed-Signal ASIC for Data Acquisition Systems in Medical Implants.....162**
Reneé G. Lerch, Egbert Spiegel, Ralf Kakerow, Rolf Hakenes, Holger Kappert, Herbert Kohlhaas, Norbert Kordas, Michael Buchmann, Thomas Franke, Yiannos Manoli, Johannes Müller
- TA 9.6: Surface Micromachining: From Vision to Reality to Vision.....164**
Richard S. Payne, Steven Sherman, Stephen Lewis, Roger T. Howe
- TA 9.7: A Micromachined Low-Power Temperature-Regulated Bandgap Voltage Reference.....166**
Richard J. Reay, Erno H. Klaassen, Gregory T. A. Kovacs

Session 10 Microprocessors

- TP 10.1: A 64b 4-Issue Out-of-Order Execution RISC Processor.....170**
Gene Shen, Niteen Patkar, Hisashige Ando, David Chang, Charles Chen, Chien Chen, Frank Chen, Per Forssell, John Gmuender, Takeshi Kitahara, Hungwen Li, David Lyon, Robert Montoye, Leon Peng, Sunil Savkar, Jonathan Sherred, Mike Simone, Ravi Swami, DeForest Tovey, Ted Williams
- TP 10.2: A 93MHz, X86 Microprocessor with On-Chip L2 Cache Controller.....172**
Donald Draper, Matthew Crowley, Udeerna Doppalapudi, Harold McFarland, Bill Mo, Hamid Partovi, David Puziol, Alisa Scherer, Eric Tosaya, Korbin Van Dyke, Anderson Vuong, Larry Widigen, Jonas Yip, Stanley Yu, David Roth
- TP 10.3: A 133MHz 64b Four-Issue CMOS Microprocessor.....174**
David Bearden, Roger Bailey, Brad Beavers, Carlos Gutierrez, Chin-Cheng Kau, Kurt Lewchuk, Paul Rossbach, Mike Taborn
- TP 10.4: A 0.6 μ m BiCMOS Processor with Dynamic Execution.....176**
Robert P. Colwell, Randy L. Steck
- TP 10.5: A 64b Microprocessor with Multimedia Support.....178**
A. Chamas, A. Dalal, P. deDood, P. Ferolito, B. Frederick, O. Geva, D. Greenhill, H. Hingarh, J. Kaku, L. Kohn, L. Lev, M. Levitt, R. Melanson, S. Mitra, R. Sundar, M. Tamjidi, P. Wang, D. Wendell, R. Yu, G. Zyner
- TP 10.6: A 1.2W, 66MHz Superscalar RISC Microprocessor for Set-Tops, Video Games, and PDAs.....180**
Dac Pham, Jim Kahle, Deene Ogden, Michael Putrino, Tai Ngo, Kathy Hoover, Cang Tran, Mark Sweet, Hung Hua, Quan Nguyen, Soumya Mallick, Lee Eisen, Al Loper, Ravi Chitturi, Tony Lyon, Barry Ho, Rajesh Patel, Eric Cheesebrough, Belli Kuttanna, Arthur Piejko
- TP 10.7: A 300MHz 64b Quad-Issue CMOS.....182**
William J. Bowhill, Randy L. Allmon, Shane L. Bell, Elizabeth M. Cooper, Dale R. Donchin, John H. Edmondson, Timothy C. Fischer, Paul E. Gronowski, Anil K. Jain, Patricia L. Kroesen, Bruce J. Loughlin, Ronald P. Preston, Paul I. Rubinfeld, Michael J. Smith, Stephen C. Thierauf, Gilbert M. Wolrich

Session 11
Technology Directions:
RF & Analog

TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications.....186
Asad A. Abidi

TP 11.2: Microwave Wideband Amplifiers in Bulk CMOS and CMOS/SIMOX Technologies.....188
Rainer Kokozinski, Wolfgang Barthel, Werner Brockherde, Wolfram Budde, Bedrich J. Hosticka, Gunter Zimmer

TP 11.3: Multilayer Microwave Integrated Circuit Technology for GaAs Power Amplifier of Personal Communication Systems.....190
Noriyuki Yoshikawa, Kazuki Tateoka, Kazuo Miyatsuji, Satoshi Makioka, Kunihiko Kanazawa

TP 11.4: A 1V CMOS Opamp Using Bulk-Driven MOSFETs.....192
Phillip E. Allen, Benjamin J. Blalock, Gabriel A. Rincon

TP 11.5: Potential of SOI for Analog and Mixed Analog-Digital Low-Power Applications...194
J.P. Collinge, J.P. Eggermont, D. Flandre, P. Francis, P. G. A. Jespers

TP 11.6: Current-Mode Amplifier/Integrator for a Field-Programmable Analog Array.....196
Edmund Pierzchala, Marek A. Perkowski, Paul Van Halen, Rolf Schaumann

TP 11.7: A Transconductor-Based Field-Programmable Analog Array.....198
Edward K. F. Lee, P. Glenn Gulak

TP 11.8: The Effects of Switching Noise on an Oversampling A/D Converter.....200
Tallis Blalack, Bruce A. Wooley

Session 12
Sigma-Delta Converters & Filters

TP 12.1: A 4th-Order Bandpass $\Delta\Sigma$ Modulator with Reduced Number of Opamps.....204
Bang-Sup Song

TP 12.2: A 22kHz Multi-bit Switched-Capacitor $\Sigma\Delta$ D/A Converter with 92dB Dynamic Range.....206
P. Ju, K. Suyama, P. Ferguson, Jr., W. Lee

TP 12.3: A Two-Channel 16/18b Audio AD/DA Including Filter Function with 60/40mW Power Consumption at 2.7V.....208
Peter van Gog, Ben M. J. Kup, Rob van Osch

TP 12.4: A 20MSample/s Switched-Capacitor Finite-Impulse-Response Filter in 2 μ mCMOS.....210
Bret C. Rothenberg, Stephen H. Lewis, Paul J. Hurst

TP 12.5: A 150MSample/s 20mW BiCMOS Switched-Capacitor Biquad using Precise Gain Opamps.....212
A. Baschiroto, F. Montecchi, R. Castello

TP 12.6: 60MHz Common-Mode Self-Tuned Continuous-Time Filter for Mass-Storage Applications.....214
Adam Wyszynski, Paul Van Halen

Session 13
Image Sensors & Systems

TP 13.1: A 1/3-inch 630k-pixel IT-CCD Image Sensor with Multi-Function Capability.....218
Kazuhide Fujikawa, Isao Hirota, Hiroyuki Mori, Takeshi Matsuda, Mitsuru Sato, Youji Takamura, Satoshi Kitayama, Junya Suzuki

TP 13.2: An Aspect Ratio Switchable 2/3-inch 800k-Pixel CCD Image Sensor.....220
Keijiro Itakura, Toshihide Nobusada, Yasuyuki Toyoda, Yukio Saitoh, Noboru Kokusenya, Ryouichi Nagayoshi, Hironori Tanaka, Masayoshi Ozaki

TP 13.3: A Single-Layer Metal-Electrode CCD Image Sensor.....222
Nobuo Nakamura, Nagataka Tanaka, Nahoko Endoh, Yoshiyuki Matsunaga, Michio Sasaki, Hirofumi Yamashita, Shinji Ohsawa, Sohei Manabe, Okio Yoshida

TP 13.4: A 5k-Pixel CCD Linear Image Sensor with Adjacent RGB Photodiode Rows.....224
Motohiro Kojima, Takuya Watanabe, Kazuaki Hirata, Tohru Takamura, Yoshimitsu Hiroshima

TP 13.5: A 256x256 CMOS Active Pixel Image Sensor with Motion Detection.....226
Alex Dickinson, Bryan Ackland, El-Sayed Eid, David Inglis, Eric R. Fossum

TP 13.6: Direct Image Processing Using Arrays of Variable-Sensitivity Photodetectors.....228
Eberhard Lange, Eiichi Funatsu, Jun Ohta, Kazuo Kyuma

TP 13.7: An Ultra Compact, Low-Cost, Complete Image-Processing System.....230
Jon M. Stern, Peter A. Ivey, Steven P. Larcombe, N. John Goodenough, N. Luke Seed, Andrew J. Shelley

Discussion Sessions

TE 5: In-House CAD versus Vendor CAD for High-Performance VLSI.....234

TE 6: Large-Scale Integration versus Multi-Chip Modules.....236

TE 7: Radio Front-End and DSP: Are the Technologies Incompatible or Just the People?.....238

TE 8: Monolithic Surface Micromachined Sensors: IC Technology of the Next Century?.....240

Session 14
Dynamic RAMs

FA 14.1: A Sub-0.5mA/MB Data-Retention DRAM.....244
Hiroyuki Yamauchi, Toru Iwata, Tetsuyuki Fukushima, Akito Uno, Kazuyuki Sawada, Masanori Fukumoto, Tsutomu Fujita

FA 14.2: A 29ns 64Mb DRAM with Hierarchical Array Architecture.....246
Masayuke Nakamura, Tsugio Takahashi, Takesada Akiba, Goro Kitsukawa, Makoto Morino, Toshihiro Sekiguchi, Isamu Asano, Katsuo Komatsuzaki, Yoshitaka Tadaki, Cho Songsu, Kazuhiko Kajigaya, Tadashi Tachibana, Katsuyuki Satoh

FA 14.3: Circuit Design Techniques for Low-Voltage Operating and/or Giga-Scale DRAMs.....248
Tadato Yamagata, Shigeki Tomishima, Masaki Tsukude, Yasushi Hashizume, Kazutami Arimoto

FA 14.4: A 150MHz 8-banks 256M Synchronous DRAM with Wave Pipelining Methods.....250
Hoi-Jun Yoo, Kee-Woo Park, Chang-Ho Chung, Seung-Jun Lee, Hak-Jun Oh, Jin-Seung Son, Ki-Hong Park, Ki-Won Kwon, Jeong-Dong Han, Wi-Sik Min, Kye-Hwan Oh

FA 14.5: An Experimental 220MHz 1Gb DRAM.....252
Masashi Horiguchi, Takeshi Sakata, Tomonori Sekiguchi, Shigeki Ueda, Hitoshi Tanaka, Eiji Yamasaki, Yoshinobu Nakagome, Masakazu Aoki, Tohru Kaga, Makoto Ohkura, Ryo Nagai, Fumio Murai, Toshihiko Tanaka, Shimpei Iijima, Natsuki Yokoyama, Yasushi Gotoh, Ken'ichi Shoji, Teruaki Kisu, Hisaomi Yamashita, Takashi Nishida, Eiji Takeda

FA 14.6: A 1Gb DRAM for File Applications.....254
Tadahiko Sugibayashi, Isao Naritake, Satoshi Utsugi, Kentaro Shibahara, Ryuichi Oikawa, Hidemitsu Mori, Shouichi Iwao, Tatsunori Murotani, Kuniaki Koyama, Shinichi Fukuzawa, Toshiro Itani, Kunihiko Kasama, Takashi Okuda, Shuichi Ohya, Masaki Ogawa

Session 15
Frequency Synthesizers

FA 15.1: An 800MHz Quadrature Digital Synthesizer with ECL-Compatible Output Drivers In 0.8 μ m CMOS.....258
Loke K. Tan, Edward Roth, Gordon E. Yee, Henry Samuelli

FA 15.2: A Fast-Frequency-Switching PLL Synthesizer LSI with a Numerical Phase Comparator.....260
Masaru Kokubo, Kazuyuki Hori, Takayasu Ito, Yuichi Tazaki, Nobuyuki Takei

FA 15.3: A Sine / Cosine Direct Digital Frequency Synthesizer using an Angle Rotation Algorithm.....262
Avanindra Madiseti, Alan Kwentus, Alan N. Willson, Jr.

FA 15.4: A 2GHz 6mW BiCMOS Frequency Synthesizer.....264
Turgut Aytur, Behzad Razavi

FA 15.5: A CMOS 1.8GHz Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler....266
Jan Craninckx, Michiel Steyaert

FA 15.6: A 0.18 μ m CMOS Hot-Standby Phase-Locked Loop Using a Noise-Immune Adaptive-Gain Voltage-Controlled Oscillator.....268
Masayuki Mizuno, Koichiro Furuta, Takeshi Andoh, Akira Tanabe, Takao Tamura, Hidenobu Miyamoto, Akio Furukawa, Masakazu Yamashina

Session 16 Data Converters

- FA 16.1: An 8b 150MSample/s Serial ADC.....272**
Carl W. Moreland
- FA 16.2: CMOS Folding ADCs with
Current-Mode Interpolation274**
Michael P. Flynn, David. J Allstot
- FA 16.3: A 70MSample/s 110mW 8b CMOS Folding
Interpolating A/D Converter.....276**
Bram Nauta, Ardie G.W. Venes
- FA 16.4: 12b 40MSample/s Two-Stage A/D Converter....278**
Frank Murden, Roy Gosser
- FA 16.5: A 10b 3MSample/s CMOS Cyclic ADC.....280**
Akihiro Kitagawa, Masaru Kokubo, Toshiro Tsukada, Tatsuji Matsuura,
Masao Hotta, Kenji Maio, Etsuji Yamamoto, Eiki Imaizumi
- FA 16.6: A 2V 10b 20MSample/s Mixed-Mode
Subranging CMOS A/D Converter.....282**
Michio Yotsuyanagi, Hiroshi Hasegawa, Motoi Yamaguchi,
Masaki Ishida, Kazuya Sone

Session 17 Video Signal Processing

- FA17.1: An MPEG-1 Audio/Video Decoder with
Run-Length Compressed
Antialiased Video Overlays.....286**
Dave Galbi, Everett Bird, Subroto Bose, Eric Chai, Yen-Ning Chang, Pierre
Dermay, Nishendra Fernando, Jean-Georges Fritsch, Eric Hamilton, Barry Hu,
Ernest Hua, Frank Liao, Ming Lin, Ming Ma, Edward Paluch, Steve Purcell, Hisao
Yanagi, Sun Yangof, Miranda Chow, Takeya Fujii, Akio Fujiwara, Hiroyuki Goto,
Keiji Ihara, Shinichi Isozaki, Janny Jao, Isami Kaneda, Masahiro Koyama, Tomoo
Mineo, Izumi Miyashita, Goichiro Ono, Shinji Otake, Akihiro Sato, Hideo Sato,
Akira Sugiyama, Katsunori Tagami, Kenji Tsuge, Tomoyuki Udagawa, Koji
Yamasaki, Sadahiro Yasura, Tsuyoshi Yoshimura
- FA 17.2: A Half-pel Precision MPEG2
Motion-Estimation Processor with
Concurrent Three-Vector Search.....288**
Kazuya Ishihara, Shinichi Masuda, Shinichi Hattori,
Hiroyuki Nishikawa, Yoshihide Ajioaka, Tsuyoshi Yamada,
Hiroyuki Amishiro, Masahiko Yoshimoto
- FA 17.3: A 1.2mW Video-Rate 2D
Color Subband Decoder.....290**
Benjamin M. Gordon, Teresa H. Meng, Navin Chaddha

- FA 17.4: A Single-Chip Videophone
Video Encoder/Decoder.....292**
Michel Harrand, Michel Henry, Philippe Chaisemartin, Paul Mougat,
Yves Durand, Alain Tournier, Robin Wilson, Jean-Claude Herluison,
Jean-Claude Longchambon, Jean-Luc Bauer, Michel Runtz,
Joseph Bulone

- FA 17.5: A CMOS Continuous-Time
NTSC-to-Color-Difference Decoder.....294**
James F. Parker, K. Wayne Current, Stephen H. Lewis

- FA 17.6: A Fully-Integrated Continuous-Time
Programmable CCIR 601 Video Filter.....296**
Ignatius Bezzam, Chuck Vinn, Rangaiya Rao

Session 18 Memories with Special Architectures

- FP 18.1: A 1.6GB/s Data-Transfer-Rate
8Mb Embedded DRAM.....300**
Shinji Miyano, Kenji Numata, Katsuhiko Sato, Tomoaki Yabe, Masaharu
Wada, Ryo Haga, Motohiro Enkaku, Masazumi Shiochi, Yutaka
Kawashima, Masayuki Iwase, Masahisa Ohgata, Junpei Kumagai,
Takeshi Yoshida, Masaomi Sakurai, Seiji Kaki, Narutoshi Yanagiya,
Hiroshi Shinya, Tohru Furuyama, Paul Hansen, Marc Hannah, Michael
Nagy, Anan Nagarajan, Mana Rungsea
- FP 18.2: A 10Mb 3D Frame-Buffer Memory with
Z-Compare and Alpha-Blend Units.....302**
Kazunari Inoue, Hisashi Nakamura, Hiroyuki Kawai, Takahiro Tani, Yuko Sakemi,
Hideto Matsuoka, Masahiko Ishikawa, Junko Matsumoto, Koji Yamamoto,
Kazuhiro Takahashi, Minoru Yamawaki, Eiji Yokomoto, Charles A. Hart, Julie Lin,
Kazunori Ishihara, Kazuhiro Shimotori
- FP 18.3: A 295MHz CMOS 1M (x256)
Embedded SRAM using Bi-Directional
Read/Write Shared Sense Amps and
Self-Timed Pulsed Word-Line Drivers.....304**
Natsuki Kushiyama, Charles Tan, Richard Clark, Jane Lin,
Fred Perner, Lisa Martin, Mark Leonard, Gene Coussens, Kit Cham,
Kuang Chiu
- FP 18.4: A 1ns 1W 2.5V 32kb NTL-CMOS
SRAM Macro Using a Memory Cell with
p-Channel Access Transistors.....306**
Hitoshi Okamura, Hideo Toyoshima, Koichi Takeda, Takashi Oguri,
Satoshi Nakamura, Masahide Takada, Kiyotaka Imai, Yasushi
Kinoshita, Hiroshi Yoshida, Toru Yamazaki
- FP 18.5: A 300MHz 4Mb Wave-Pipeline CMOS SRAM
Using a Multi-Phase PLL.....308**
Koichiro Ishibashi, Kunihiro Komiya, Hiroshi Toyoshima,
Masataka Minami, Nagatoshi Ooki, Hiroshi Ishida, Toshiaki Yamanaka,
Takahiro Nagano, Takashi Nishida

Session 19
 Technology Directions:
 Quantum Computing &
 Low-Power Digital Techniques

Session 20
 RF/Baseband Processing


FP 19.1: Principles of Quantum Computing.....312 David P. DiVincenzo	FP 20.1: A 170MHz RF Front-End for ERMES Pager Applications.....324 Francesco Piazza, Qiuting Huang
FP 19.2: A 1.5V-Supply 200MHz Pipelined Multiplier Using Multiple-Valued Current-Mode MOS Differential Logic Circuits.....314 Takahiro Hanyu, Akira Mochizuki, Michitaka Kameyama	FP 20.2: A 1GB/S SCI Link in 0.8μm BiCMOS.....326 Delbert R. Cecchi, Marius Dina, Curtis W. Preuss
FP 19.3: An Integrated System Consisting of an 8x8 Adiabatic-PPS Multiplier Powered by a Tank Circuit.....316 Thad Gabara, Bill Fischer	FP 20.3: Analog Baseband Processor for CDMA/FM Portable Cellular Telephones.....328 MaryJo Nettles, Menping Chang, Gene McAllister, Ben Nise, Charles Persico, Kamal Sahota, John Tero
FP 19.4: 50% Active Power Saving without Speed Degradation using Standby Power Reduction (SPR) Circuit.....318 Katsuhiko Seta, Hiroyuki Hara, Tadahiro Kuroda, Masakazu Kakumu, Takayasu Sakurai	FP 20.4: A CMOS Analog Front End Circuit for an FDM-based ADSL System.....330 Zhong-Yuan Chang, Damien Macq, Didier Haspeslagh, Paul Spruyt, Bernard Goffart
FP 19.5: Clocked-Neuron-MOS Logic Circuits Employing Auto-Threshold-Adjustment.....320 Koji Kotani, Tadashi Shibata, Makoto Imai, Tadahiro Ohmi	FP 20.5: A 3V GSM Codec.....332 Paschal Minogue, Pat Weeks, John Morrissey, Stuart Patterson, Pat Crowley, Hans Tucholski, Dennis Dempsey, Dave Hitchcox, Paul Shepherd, Paul Sheridan, Anthony J. Kelly, Paul Heraty, Conor McAuliffe, Mike Keaveney, Morgan O'Connor, Pat Dillon, Anthony L. Kelly, Ger Coffey, Mary McCarthy, Paul Costigan

Conference Information

Dedication.....	5
Presentation of Awards.....	21
Conclusions of ISSCC95 Papers.....	336
ISSCC Short Course.....	392
ISSCC Tutorials.....	394
Speaker Profiles.....	398
Index to Authors.....	402
ISSCC Awards.....	406
Solid-State Circuits Council Awards.....	414
IEEE Awards.....	418
ISSCC Committees.....	430
Hotel Maps.....	436
ISSCC96 Call for Papers.....	439
Conference Timetable.....	440

WEDNESDAY, THURSDAY, and FRIDAY / FEBRUARY 16, 17, and 18, 1994

1994 IEEE INTERNATIONAL



1994 DIGEST of TECHNICAL PAPERS

VOLUME THIRTY-SEVEN
ISSN 0193-6530

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION, BAY AREA COUNCIL / UNIV. OF PA.

Session 1:
PLENARY SESSION
 (Yerba Buena Ballroom)

WA 1.1: Low-Power Design : Ways to Approach the Limits
 Eric A. Vittoz.....14

**WA 1.2: The Fusion of Home Electronics
 with Computer Technologies**
 Hiroyuki Mizuno.....20

**WA 1.3: Silicon-Germanium Heterojunction Bipolar
 Technology: The Next Leap in Silicon?**
 John D. Cressler, David L. Hareme, James H. Comfort,
 Johannes M. C. Stork, Bernard S. Meyerson, Thomas E. Tice.....24

Session 2:
WIRELESS COMMUNICATIONS
 (Presidio)

**WP 2.1: A 12.7Mchip/s All-Digital BPSK Direct
 Sequence Spread-Spectrum IF Transceiver
 in 1.2 μ m CMOS**
 Charles Chien, Paul Yang, Etan Cohen, Rajeev Jain,
 Henry Samueli.....30

**WP 2.2: A Low-Power CMOS Digitally Synthesized
 0-13MHz Agile Sinewave Generator**
 Glenn Chang, Ahmadreza Rofougaran, Mong-Kai Ku, Asad A. Abidi,
 Henry Samueli.....32

**WP 2.3: A GaAs High-Power RF
 Single-Pole Double-Throw Switch IC
 for Digital Mobile Communication System**
 Kazuo Miyatsuji, Shunsuke Nagata, Noriyuki Yoshikawa,
 Kazutune Miyanaga, Yoshiro Ohishi, Daisuke Ueda.....34

**WP 2.4: A Cellular Analog Front End
 with a 98dB IF Receiver**
 Lorenzo Longo, Raouf Halim, Bor-Rong Horng, Ken Hsu,
 Danny Shamlou.....36

**WP 2.5: Highly-Integrated Transmitter RFIC with
 Monolithic Narrowband Tuning for
 Digital Cellular Handsets**
 Kevin Negus, Bob Koupal, Jim Wholey, Keith Carter, Dan Millicker,
 Craig Snapp, Nathan Marion.....38

**WP 2.6: A 2V 2GHz Si-Bipolar
 Direct-Conversion Quadrature Modulator**
 Tsuneo Tsukahara, Masayuki Ishikawa, Masahiro Muraguchi.....40

**WP 2.7: A One-Chip 2GHz Single Superhet Receiver
 for 2Mb/s FSK Radio Communication**
 Volker Thomas, Josef Fenk, Stefan Beyer.....42

**WP 2.8: An Analog Radio Front-end Chip Set for a
 1.9GHz Mobile Radio Telephone Application**
 J. Sevenhans, D. Haspeslagh, A. Delarbre, L. Kiss, Z. Chang,
 J. F. Kukielka.....44

Session 3:
ANALOG TECHNIQUES
 (Sea Cliff)

**WP 3.1: A 10b 20Ms/s 3V-Supply CMOS A/D Converter
 for Integration into System VLSIs**
 Masao Ito, Takahiro Miki, Shiro Hosotani, Toshio Kumamoto,
 Yukihiro Yamashita, Masaki Kijima, Keisuke Okada.....48

**WP 3.2: A 320MHz CMOS Triple 8b DAC
 with On-Chip PLL and Hardware Cursor**
 David Reynolds.....50

WP 3.3: A 1Gs/s, 10b Digital-to-Analog Converter
 Pieter Vorenkamp, Johan Verdaasdonk, Rudy van de Plassche,
 Danny Scheffer.....52

**WP 3.4: An Autocharge-Compensated S/H Circuit
 for TFT-LCD Panel**
 Takeshi Shima, Tetsuro Itakura, Shigeru Yamada,
 Hironori Minamizaki, Takeshi Ishioka.....54

WP 3.5: An Integrated Time Reference
 Robert A. Blauschild.....56

**WP 3.6: A 500MHz Time Digitizer IC
 with 15.625ps Resolution**
 Thomas A. Knotts, David Chu, Jeremy Sommer.....58

WP 3.7: An 8MHz, 80Ms/s Switched-Current Filter
 John B. Hughes, Kenneth W. Moulding.....60

**WP 3.8: A Switched-Capacitor Filter in 2 μ m CMOS
 using Parallelism to Sample at 80MHz**
 Steven K. Berg, Paul J. Hurst, Stephen H. Lewis, Paul T. Wong..62

Session 4:
VIDEO and COMMUNICATION
SIGNAL PROCESSORS
(Buena Vista)

WP 4.1 A Single-Chip V.32bis Modem
Hisaki Ishida, Eiichi Nishimura, Hiroyuki Mori, Kazushige Yamamoto,
Kuninori Ozawa, Minoru Miyazaki, Suguru Mitsuyuki,
Yasuyuki Sogawa.....66

**WP 4.2: A 100MHz, 5Mbaud QAM Decision-Feedback
Equalizer for Digital Television Applications**
Robindra B. Joshi, Henry Samuelli.....68

WP 4.3 : Analog CMOS Teletext Data Slicer
Hans Rijns.....70

WP 4.4: A Single-Chip MPEG2 Video Decoder LSI
Tatsuhiko Demura, Takeshi Oto, Kazukuni Kitagaki, Shun-ichi Ishiwata,
Goichi Otomo, Shuji Michinaka, Seigo Suzuki, Nobuyuki Goto,
Masataka Matsui, Hiroyuki Hara, Tetsu Nagamatsu, Katsuhiro Seta,
Takayoshi Shimazawa, Kenji Maeguchi, Toshinori Odaka,
Yoshiharu Uetani, Tadahiro Oku, Tomoo Yamakage,
Takayasu Sakurai.....72

**WP 4.5: A Video DSP with a Macroblock-Level-Pipeline
and a SIMD Type Vector-Pipeline Architecture
for MPEG2 CODEC**
M. Toyokura, M. Saishi, S. Kurohmaru, K. Yamauchi, H. Imanishi,
T. Ougi, A. Watabe, Y. Matsumoto, T. Morishige, H. Kodama,
E. Miyagoshi, K. Okamoto, M. Gion, T. Minemaru, A. Ohtani,
T. Araki, K. Aono, H. Takeno, T. Akiyama, B. Wilson.....74

**WP 4.6: 200MHz Video Compression Macrocells
Using Low-Swing Differential Logic**
Masataka Matsui, Hiroyuki Hara, Katsuhiro Seta, Yoshiharu Uetani,
Lee-Sup Kim, Tetsu Nagamatsu, Takayoshi Shimazawa, Shinji Mita,
Goichi Otomo, Takeshi Oto, Yoshinori Watanabe, Fumihiko Sano,
Akihiko Chiba, Kouji Matsuda, Takayasu Sakurai.....76

**WP 4.7: An 80k-Transistor Configurable
25MPixels/s Video-Compression Processor Unit**
Stephen Molloy, Brian Schoner, Avanindra Madiseti, Rajeev Jain.....78

Session 5:
TECHNOLOGY DIRECTIONS:
LOW-POWER TECHNOLOGY
(Sunset)

**WP 5.1: A Low Power Chipset
for Portable Multimedia Applications**
Anantha Chandrakasan, Andy Burstein, Robert W. Brodersen.....82

**WP 5.2: A 200mV Self-Testing Encoder/Decoder
using Stanford Ultra-Low-Power CMOS**
James B. Burr, John Shott.....84

WP 5.3: Low-Voltage CMOS Device Scaling
Chenming Hu.....86

**WP 5.4: A Fully-Asynchronous Low-Power
Error Corrector for the DCC Player**
Kees van Berkel, Ronan Burgess, Joep Kessels, Ad Peeters, Marly
Roncken, Frits Schallj.....88

WP 5.5: Low-Power Adaptive Filter
Alice M. Chiang.....90

**WP 5.6: A Microprocessor-Based Analog Wristwatch
Chip with 3 Seconds/Year Accuracy**
Didier Lanfranchi, Evert Dijkstra, Daniel Aebischer.....92

WP 5.7: 2V Low-Power Bipolar Logic
Wilhelm Wilhelm, Peter Weger.....94

INFORMAL DISCUSSION SESSIONS
(Presidio, Sunset, Marina)

**WE 1: Low Power / Low Voltage: Future Needs and
Envisioned Solutions.....98**

**WE 2: Networking for Multimedia: Is Ethernet as a
LAN Dead?.....100**

**WE 3: What Should Universities Teach About
Solid-State Circuits?.....102**

**WE 4: Core-Cell Technology: Reconfigurability/
Process-Independence/Compatibility.
The Impossible Dream?.....104**

Session 6:
CLOCK AND DATA RECOVERY
 (Presidio)

TA 6.1: A CMOS 160Mb/s Phase Modulation I/O Interface Circuit
 Kazutaka Nogami, Abbas El Gamal.....108

TA 6.2: A Monolithic 156Mb/s Clock and Data-Recovery PLL Circuit using the Sample and Hold Technique
 Noboru Ishihara, Yukio Akazawa.....110

TA 6.3: A 125Mbs CMOS All-Digital Data Transceiver Using Synchronous Uniform Sampling
 Bin Guo, Arthur Hsu, Yun-che Wang, James Kubinec.....112

TA 6.4: A 6GHz 60mW BiCMOS Phase-Locked Loop with 2V Supply
 Behzad Razavi, James Sung.....114

TA 6.5: An 8GHz Silicon Bipolar Clock-Recovery and Data-Regenerator IC
 Ansgar Pottbäcker, Ulrich Langmann.....116

TA 6.6: 19GHz Monolithic Integrated Clock Recovery Using PLL and 0.3 μ m Gate-Length Quantum-Well HEMTs
 Zhi-Gong Wang, Manfred Berroth, Jörg Seibel, Peter Hofmann, Axel Hülsmann, Klaus Köhler, Brian Raynor, Joachim Schneider...118

Session 7:
**TECHNOLOGY DIRECTIONS:
 NANOELECTRONICS,
 SUPERCONDUCTIVITY, OPTICS**
 (Sea Cliff)

TA 7.1: Nanostructure and Quantum-Effect Electronics in Japan
 Richard A. Kiehl.....122

TA 7.2: Logic Circuits Using Multi-Emitter Resonant-Tunneling Hot-Electron Transistors (RHETs)
 Motomu Takatsu, Kenichi Imamura, Toshihiko Mori, Takami Adachihara, Shunichi Muto, Naoki Yokoyama.....124

TA 7.3: Superconductive Single-Flux Quantum Technology

Oleg A. Mukhanov.....126

TA 7.4: High-Tc Superconductor-Semiconductor Wideband Amplifiers
 Uttam Ghoshal, T. Van Duzer, J. Martens.....128

TA 7.5: Electronic Control of a Digital Micromirror Device for Projection Displays
 Claude Tew, Larry Hornbeck, Johnson Lin, Edison Chiu, Kevin Kornher, James Conner, Katsuo Komatsuzaki, Paul Urbanus.....130

TA 7.6: IR Retinal Vision Processor Hybrid IC
 J. Curzan, A. Adams, B. Huynh, M. Massie.....132

TA 7.7: Multiwave Computing Circuits Using Integrated Opto-Electronic Devices
 Takafumi Aoki, Yukio Watanabe, Tatsuo Higuchi, Shoji Kawahito, Yoshiaki Tadokoro.....134

Session 8:
DRAMS & NON-VOLATILE MEMORIES
 (Buena Vista)

TA 8.1: An SOI-DRAM with Wide Operating Voltage Range by CMOS/SIMOX Technology
 Katsuhiko Suma, Takahiro Tsuruda, Hideto Hidaka, Takahisa Eimori, Toshiyuki Oashi, Yasuo Yamaguchi, Toshiaki Iwamatsu, Masakazu Hirose, Kazuyasu Fujishima, Yasuro Inoue, Tadashi Nishimura, Tsutomu Yoshihara.....138

TA 8.2: A 34ns 256Mb DRAM with Boosted Sense-Ground Scheme
 Mikio Asakura, Tsukasa Ohishi, Masaki Tsukude, Shigeki Tomishima, Hideto Hidaka, Kazutami Arimoto, Kazuyasu Fujishima, Takahisa Eimori, Yoshikazu Ohno, Tadashi Nishimura, Masatoshi Yasunaga, Takashi Kondoh, Shin-ichi Satoh, Tsutomu Yoshihara, Kiyoshi Demizu.....140

TA 8.3: A 256Mb DRAM with 100MHz Serial I/O Ports for Storage of Moving Pictures
 Hisakazu Kotani, Hironori Akamatsu, Yasushi Naito, Toyokazu Fujii, Tohru Iwata, Toshiaki Tsuji, Hideo Asaka, Yutaka Itoh, Noritomo Shimizu, Junji Hirase, Yoshiyuki Shibata, Kazuhiro Yamashita, Takashi Hori, Tsutomu Fujita.....142

TA 8.4: A 32-Bank 256Mb DRAM with Cache and TAG
 Satoru Tanoi, Yasuhiro Tanaka, Tetsuya Tanabe, Akio Kita, Toshio Inada, Ryoji Hamazaki, Yoshio Ohtsuki, Masaru Uesugi.....144

TA 8.5: A 3.3V 16Mb Flash Memory with Advanced Write Automation
 Alan Baker, Ranjeet Alexis, Simon Bell, Vishram Dalvi, Rick Durante, Eric Baer, Mick Fandrich, Owen Jungroth, Jerry Kreifels, Marc Landgraf, Kelvin Lee, Harry Pon, Mamun Rashid, Rod Rozman, Joseph Tsang, Keith Underwood, Chak Yarlagadda.....146

TA 8.6: A 3.3V Single-Power-Supply 64Mb Flash Memory with Dynamic Bit-Line Latch (DBL) Programming Scheme
 Toshio Takeshima, Hiroshi Sugawara, Hiroshi Tkada, Yoshiaki Hisamune, Kohji Kanamori, Takeshi Okazawa, Tatsunori Murotani, Isao Sasaki.....148

TA 8.7: Row-Redundancy Scheme for High-Density Flash Memory
 Masaaki Mihara, Takeshi Nakayama, Minoru Ohkawa, Shinji Kawai, Yoshikazu Miyawaki, Yasushi Terada, Makoto Ohi, Hiroshi Onoda, Natsuo Ajika, Masahiro Hatanaka, Hirokazu Miyoshi, Tsutomu Yoshihara.....150

**Session 9:
 SENSOR & DISPLAY ELECTRONICS
 (Sunset)**

TA 9.1: 3.3-inch, 1.9MPixel Integrated Driver Poly-Si TFT-LCD for HDTV Projector
 Hiroki Nakamura, Youichi Masuda, Hajime Sato, Kazushige Mori, Michiya Kobayashi, Takuji Nakazono, Takahiro Kanaya, Masashi Nakagawa, Nozomu Harada.....154

TA 9.2: A VLSI Controller for Active-Matrix LCDs
 David D. Lee, Victor M. Da Costa, Alan G. Lewis.....156

TA 9.3: A Monolithic Light-to-Frequency Converter with a Scalable Sensor Array
 Cecil J. Aswell, Jack Berlien, Eugene Dierschke, Mehedi Hassan...158

TA 9.4: A 15b Electromechanical Sigma-Delta Converter for Acceleration Measurements
 Ted Smith, Olivier Nys, Michel Chevroulet, Yves DeCoulon, Marc Degrauwe.....160

TA 9.5: An Integrated CMOS Potentiostat for Miniaturized Electroanalytical Instrumentation
 Richard J. Reay, Samuel P. Kounaves, Gregory T. A. Kovacs...162

TA 9.6: A 17b, 32-Channel Charge Readout IC for Multichannel Detectors
 Steven L. Garverick, Larry Skrenes, Richard D. Baertsch, Nga C. Lee.....164

**Session 10:
 OPTICAL COMMUNICATIONS
 (Presidio)**

TP 10.1: Five AlGaAs/GaAs HBT ICs for a 20Gb/s Optical Repeater
 Junko Akagi, Yasuhiko Kuriyama, Masayuki Asaka, Tohru Sugiyama, Norio Iizuka, Kunio Tsuda, Masao Obara.....168

TP 10.2: Si-Analog ICs for 20Gb/s Optical Receiver
 Masaaki Soda, Hiroshi Tezuka, Fumihiko Sato, Takasuke Hashimoto, Satoshi Nakamura, Toru Tatsumi, Tetsuyuki Suzuki, Tsutomu Tashiro.....170

TP 10.3: 20GHz 8b Multiplexer Implemented with 0.5µm W_{Nx}/W-Gate GaAs MESFETs
 Toshiki Seshita, Yoshiko Ikeda, Hirotsugu Wakimoto, Kenji Ishida, Toshiyuki Terada, Tokuhiko Matsunaga, Takashi Suzuki, Takashi Hashimoto, Yoshiaki Kitaura, Naotaka Uchitomi.....172

TP 10.4: A Single CMOS SDH Termination Chip for 622Mb/s STM-4C
 Yoshinobu Oshima, Kotarou Yoshinaga, Shigenori Yamaguchi, Takashi Morita, Shigeki Morisaki¹, Masaki Kawana, Toyota Kodachi.....174

TP 10.5: A 13.4-GHz CMOS Frequency Divider
 Behzad Razavi, Kwing F. Lee, Ran-Hong Yan.....176

TP 10.6: A 17dB Gain, 0.1 - 70GHz InP HEMT Amplifier IC
 Chris J. Madden, Rory L. Van Tuyl, Minh V. Le, Loi D. Nguyen.....178

TP 10.7: 60GHz-Bandwidth Distributed Baseband Amplifier IC in a Package Optimized for Isolation
 Tsugumichi Shibata, Shunji Kimura, Hideaki Kimura, Yuhki Imai, Yohtarō Umeda, Yukio Akazawa.....180

TP 10.8: A CMOS 240Mb/s Optical Receiver with a Transimpedance-Bandwidth of 18THzΩ
 Michiel Steyaert, Mark Ingels, Jan Crols, Geert Van der Plas.....182

Session 11:
OVERSAMPLED DATA CONVERSION
 (Sea Cliff)

TP 11.1: A Power Metering ASIC with a Sigma-Delta-Based Multiplying ADC
 F. Op'tEynde.....186

TP 11.2: A Sixth-Order Triple-Loop Sigma-Delta CMOS ADC with 90dB SNR and 100kHz Bandwidth
 Ian Dedic.....188

TP 11.3: A 192ks/s Delta-Sigma ADC with Integrated Decimation Filters Providing -97.4dB THD
 Mark A. Alexander, Hessam Mohajeri, Justin O. Prayogo.....190

TP 11.4: 1V Power Supply, 384ks/s 10b A/D and D/A Converters with Swing-Suppression Noise Shaping
 Yasuyuki Matsuya, Junzo Yamada.....192

TP 11.5: A Digitally-Corrected 20b Delta-Sigma Modulator
 Charles D. Thompson, Salvador R. Bernadas.....194

TP 11.6: A 120dB Linear Switched-Capacitor Delta-Sigma Modulator
 Donald A. Kerth, Dan B. Kasha, Tony G. Mellissinos, Douglas S. Piasecki, Eric J. Swanson.....196

TP 11.7: A Stereo 97dB SNR Audio Sigma-Delta ADC
 Tapani Ritoniemi, Eero Pajarre, Seppo Ingalsuo, Timo Husu, Ville Eerola, Tapio Saramäki.....198

Session 12:
MICROPROCESSORS
 (Buena Vista)

TP 12.1: A 3.3V 0.6µm BiCMOS Superscalar Microprocessor
 Joseph Schut.....202

TP 12.2: A 300MIPS, 300MFLOPS Four-Issue CMOS Superscalar Microprocessor
 Nobukyuki Ikumi, Shigeru Tanaka, Kazuhiro Sawada, Masato Nagamatsu, Yoshihisa Kondo, Toshinari Takayanagi, Kenji Minagawa, Hiroyuki Akiba, Kouji Miyamoto, Youichi Hiruta/Peter Hsu, Paul Rodman, Joe Bratt, Man Kit Tang, Monica Nofal, Chandra Joshi, Joe Scanlon.....204

TP 12.3: The Design of a 55SPECint92 RISC Processor under 2W
 Norman K. Yeung, Yue-Hong Sutu, Terry Yi-Feng Su, Ed Tonguk Pak, Chia-Chi Chao, Shaila Akki, Dennis Da Yau, Richard Lodenquai.....206

TP 12.4 A 32b 66MHz 1.8W Microprocessor
 Roland Bechade, Roy Flaker, Bruce Kauffmann, Steve Kenyon, Charles London, Steve Mahin, Kim Nguyen, Dac Pham, Alan Roberts, Sebastian Ventrone, Tim VonReyn.....208

TP 12.5: A CMOS RISC CPU with On-Chip Parallel Cache
 Ehsan Rashid, Eric Delano, Ken Chan, Michael Buckley, Jason Zheng, Francis Schumacher, Gordon Kurpanek, John Shelton, Tom Alexander, Nazeem Noordeen, Mark Ludwig, Alisa Scherer, Chaim Amir, Dan Cheung, Prasad Sabada, Ram Rajamani, Nick Fiduccia, Bill Ches, Kamyar Eshghi, Fred Eatock, Denny Renfrow, John Keller, Paul Ilgenfritz, Ilan Krashinsky, Darryl Weatherspoon, Shrikant Ranade, Dave Goldberg, William Bryg.....210

TP 12.6: A 3.0W 75SPECint92 85SPECfp92 Superscalar RISC Microprocessor
 Dac Pham, Mike Alexander, Art Arizpe, Brad Burgess, Carl Dietz, Lee Eisen, Robert El-Kareh, Jim Eno, Sonya Gary, Gianfranco Gerosa, Bill Goins, Jim Golab, Robert Golla, Rob Harris, Barry Ho, Ying-wai Ho, Kathy Hoover, Craig Hunter, Peter Ippolito, Romesh Jessani, Jim Kahle, KR. Kishore, Belli Kuttanna, Suzanne Litch, Soumya Mallick, Tai Ngo, Deene Ogden, Chris Olson, Sung-Ho Park, Rajesh Patel, Mydung Pham, Javier Prado, Stephen Reeve, Russ Reininger, Hector Sanchez, Mike Schiffl, Jeff Slaton, Guna Thuraisingham, Kofi Torku, Cang Tran, Neil Vanderschaaf, Peter Voldstad, G.R. Zenhari.....212

TP 12.7: A 500MHz 32b 0.4µm CMOS RISC Processor LSI
 Kazumasa Suzuki, Masakazu Yamashina, Takashi Nakayama, Masanori Izumikawa, Masahiro Nomura, Hiroyuki Igura, Hideki Heiuchi, Junichi Goto, Toshiaki Inoue, Youichi Koseki, Hitoshi Abiko, Kazuhiro Okabe, Atsuki Ono, Youichi Yano, Hachiro Yamada.....214

Session 13:
NEURAL NETWORKS and
IMAGE SENSORS
(Sunset)

TP 13.1: A 1.2GFLOPS Neural Network Chip Exhibiting Fast Convergence
Yoshikazu Kondo, Yuichi Koshiba, Yutaka Arima, Mitsuhiro Murasaki, Tuyoshi Yamada, Hirofumi Amishiro, Hirofumi Shinohara, Hakuro Mori.....218

TP 13.2: A 2/3-inch 2.0M-Pixel M-FIT CCD with a Single Channel HCCD for HDTV Camera
Yasuyuki Toyoda, Keijiro Itakura, Toshihide Nobusada, Yukio Saitoh, Noboru Kokusanya, Ryouichi Nagayoshi, Hironori Tanaka, Masayoshi Ozaki, Masayuki Sugawara, Kohji Mitani, Yoshihiro Fujita.....220

TP 13.3: A 2/3-inch 2M-Pixel IT-CCD Image Sensor with Individual p-Wells for Separate V-CCD and H-CCD Formation
Michihiro Morimoto, Kozo Orihara, Nobuhiko Mutoh, Kazuma Minami, Keisuke Hatano, Masayuki Furumiya, Kouichi Arai, Takashi Nakano, Yukiya Kawakami, Shin'ichi Kawai, Ichiro Murakami, Shinobu Suwazono, Akihito Tanabe, Takanori Tanaka, Satoshi Katoh, Yoji Urayama, Akiyoshi Kohno, Eiichi Takeuchi, Nobukazu Teranishi, Yasuaki Hokari.....222

TP 13.4: A 2/3-inch 2M-Pixel STACK-CCD Imager
Hirofumi Yamashita, Michio Sasaki, Shinji Ohsawa, Ryohei Miyagawa, Eiji Ohba, Nobuo Nakamura, Nahoko Endoh, Ikuko Inoue, Yoshiyuki Matsunaga, Yoshitaka Egawa, Yukio Endo, Tetsuya Yamaguchi, Yoshinori Iida, Akihiko Furukawa, Sohei Manabe, Yoshiki Ishizuka, Hideo Ichinose, Takako Niiyama, Hisanori Ihara, Hidetoshi Nozaki, Isamu Yanase, Naoshi Sakuma, Takeo Sakakubo, Hiroki Honda, Fujio Masuoka, Shun-ichi Sano.....224

TP 13.5: A CMOS Area Image Sensor with Pixel-Level A/D Conversion
Boyd Fowler, Abbas El Gamal, David X. D. Yang.....226

TP 13.6: An Amplified MOS Imager Suited for Image Processing
Masayuki Sugawara, Hiroshi Kawashima Fumihiko Andoh, Naofumi Murata, Yoshihiro Fujita, Masao Yamawaki.....228

TP 13.7: A Wide-Dynamic-Range, Low-Power Photosensor Array
Woodward Yang.....230

INFORMAL DISCUSSION SESSIONS
(Presidio, Marina, Sunset)

TE 5: Who Will Win the Windows NT Silicon Sweepstakes?.....234

TE 6: Analog ASICs: Desperate Dreams and Broken Promises.....236

TE 7: Will ASICs Dominate the New Multimedia Engines?.....238

TE 8: Is Memory Dead as the Driver for Sub-0.5µm Technology?.....240

Session 14:
AMPLIFIERS
(Presidio)

FA 14.1: A Compact Power-Efficient 3V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries
Ron Hogervorst, John P. Tero, Ruud G.H. Eschauzier, Johan H. Huijsing.....244

FA 14.2: A Programmable 1.5V CMOS Class-AB Operational Amplifier with Hybrid Nested Miller Compensation for 120dB Gain and 6MHz UGF
Ruud G.H. Eschauzier, Ron Hogervorst, Johan H. Huijsing.....246

FA 14.3: A Low-Power Differential CMOS Bandgap Reference
Todd L. Brooks, Alan L. Westwick.....248

FA 14.4: 1.2V Mixed Analog/Digital Circuits Using 0.3µm CMOS LSI Technology
Tatsuji Matsuura, Kazuo Yano, Mitsuru Hiraki, Yasuhiko Sasaki, Masafumi Miyamoto, Tatsuya Ishii, Ryo Nagai, Takashi Nishida, Kouichi Seki, Eiki Imaizumi, Takanobu Anbo, Nario Sumi, Kunihito Rikino.....250

FA 14.5: A 0.8 nV/√Hz CMOS Preamplifier for Magneto-Resistive Read Elements
Moises E. Robinson, Hans W. Klein, Sukender Palla, Tae-Song Chung.....252

FA 14.6 A 2pA/√Hz 622Mb/s GaAs MESFET Transimpedance Amplifier
Stewart S. Taylor, Thomas P. Thomas.....254

Session 15:
SRAM
(Sea Cliff)

- FA15.1: A 220MHz Pipelined 16Mb BiCMOS SRAM with PLL Proportional Self-Timing Generator**
Kazuyuki Nakamura, Shigeru Kuhara, Tohru Kimura, Masahide Takada, Hisamitsu Suzuki, Hiroshi Yoshida, Tohru Yamazaki.....258
- FA 15.2: A 3.84GIPS Integrated Memory Array Processor LSI with 64 Processing Elements and 2Mb SRAM**
Nobuyuki Yamashita, Tohru Kimura, Yoshihiro Fujita, Yoshiharu Aimoto, Takashi Manabe, Shin'ichiro Okazaki, Kazuyuki Nakamura, Masakazu Yamashina.....260
- FA 15.3: A 200MHz Internal / 66MHz External 64kB Embedded Virtual Three-Port Cache SRAM**
Geordie Braceras, Terry Frederick, Stuart Hall, Gary Koch, Richard McDonald, Roger Purvee, Robert Ross.....262

Session 16:
TECHNOLOGY DIRECTIONS:
MEMORY, PACKAGING
(Sea Cliff)

- FA 16.1: Memory Applications of Integrated Ferroelectric Technology**
Wayne I. Kinney, F. Daniel Gealy.....266
- FA 16.2: A 256kb Nonvolatile Memory at 3V and 100ns**
Tatsumi Sumi, Nobuyuki Moriwaki, George Nakane, Tetsuji Nakakuma, Yuji Judai, Yasuhiro Uemoto, Yoshihisa Nagano, Shin-ichiro Hayashi, Masamichi Azuma, Eiji Fujii, Shin-ich Katsu, Tatsuo Otsuki, Larry McMillan, Carlos Paz de Araujo, Gota Kano.....268
- FA 16.3: Neuron-MOS Multiple-Valued Memory Technology for Intelligent Data Processing**
Ria Au, Takeo Yamashita, Tadashi Shibata, Tadahiro Ohmi.....270
- FA 16.4: A Magnetic-Head With Back-Side Connections**
S.A. Garyainov, A.I. Ermolaeva, N.I. Koshelev, M.V. Shorin.....272

Session 17:
DISK-DRIVE ELECTRONICS
(Buena Vista)

- FA 17.1: A Digital Read/Write Channel with EEPR4 Detection**
David R. Welland, Sandra M. Phillip, Ka Y. Leung, G. Tyson Tuttle, Scott T. Dupuie, Douglas R. Holberg, Randall V. Jack, Navdeep S. Sooch/Kent D. Anderson, Alan J. Armstrong, Richard T. Behrens, William G. Bliss, Trent O. Dudley, William R. Foland Jr., Neal Glover, Larry D. King.....276
- FA 17.2: A 72Mb/S PRML Disk-Drive Channel Chip with an Analog Sampled-Data Signal Processor**
Richard G. Yamasaki, Tzuwang Pan, Mike Palmer, David Browning.....278
- FA 17.3: A 100MHz Output Rate Analog-to-Digital Interface for PRML Magnetic-Disk Read Channels in 1.2µm CMOS**
Gregory T. Uehara, Paul R. Gray.....280
- FA 17.4: An Analog Front-End Signal Processor for a 64Mb/s PRML Hard-Disk Drive Channel**
Davy Choi, Richard Pierson, Fredrick Trafton, Benjamin Sheahan, Venugopal Gopinathan, Glenn Mayfield, Indumini Ranmuthu, Srinivasan Venkatraman, Vivek Pawar, Owen Lee, William Giolma, William Krenik/William Abbott, Ken Johnson.....282
- FA 17.5: A Digital Chip with Adaptive Equalizer for PRML Detection in Hard-Disk Drives**
William L. Abbott, Hung C. Nguyen, Brian N. Kuo/Kevin M. Ovens, Yiwan Wong, Joseph Casasanta.....284
- FA 17.6: A Low-Power 3V-5.5V Read/Write Preamplifier for Rigid-Disk Drives**
Tuan Ngo, Craig Brannon, John Shier.....286

Session 18:
 HIGH-PERFORMANCE LOGIC &
 CIRCUIT TECHNIQUES
 (Sunset)

**FA 18.1: A 4.5mm² Multiplier Array for a 200MFLOP
 Pipelined Coprocessor**
 Craig Heikes.....290

FA 18.2: A 3.4ns 0.8μm BiCMOS 53x53b Multiplier Tree
 Scott Hilker, Nghia Phan, Dan Rainey.....292

**FA 18.3: A Regenerative Push-Pull Differential
 Logic Family**
 Hamid Partovi, Donald Draper.....294

**FA 18.4: A Phase-Tolerant 3.8GB/s Data-Communication
 Router for a Multiprocessor
 Supercomputer Backplane**
 Edmund A. Reese, Howard Wilson, David Nedwek, Jerry Jex,
 Manpreet Khaira, Ted Burton, Prantik Nag, Harish Kumar,
 Charles Dike, David Finan, Matthew Haycock.....296

**FA 18.5: A Delay Line Loop
 for Frequency Synthesis of De-Skewed Clock**
 Alex Waizman.....298

**FA 18.6: A 2.5V Delay-Locked Loop
 for an 18Mb 500MB/s DRAM**
 Thomas H. Lee, Kevin Donnelly, John Ho, Jared Zerbe,
 Mark Johnson, Toru Ishikawa.....300

CONFERENCE INFORMATION

Presentation of Awards.....19

Conclusions of ISSCC94 Papers.....303

Speaker Profiles.....359

Author Index.....363

ISSCC Awards.....367

Solid-State Circuits Council Awards.....373

IEEE Awards.....377

ISSCC Committees.....389

Hotel Maps.....395

ISSCC95 Call for Papers.....399

Conference Timetable.....400

WEDNESDAY, THURSDAY, and FRIDAY / FEBRUARY 24, 25, and 26, 1993

1993 IEEE INTERNATIONAL

40th ANNIVERSARY



1993 DIGEST of TECHNICAL PAPERS

VOLUME THIRTY-SIX
ISSN 0193-6530

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION, BAY AREA COUNCIL / UNIV. OF PA.

SESSION 1: PLENARY SESSION
(Yerba Buena Ballroom)

WA 1.1: The International Solid-state Circuits Community and Its Annual Conference - Genesis and First Decade
Arthur P. Stern.....12

WA 1.2: Future Technological and Economic Prospects for VLSI
Hiroyoshi Komiya.....16

**WA 1.3: Platforms for Multimedia:
The Impact on Consumer Electronics**
David C. Nagel.....20

**SESSION 2: DIGITAL AND VIDEO
SIGNAL PROCESSING**
(Presidio)

WP 2.1: A 1Mb/s Digital Subscriber Line Transceiver Signal Processor
Mark A. Kuczynski, Willen Lao, Andrew M. Dong, Bennett C. Wong, Henry T. Nicholas, Benedict A. Itri, Henry Samuelli.....26

WP 2.2: A 16b Low-Power-Consumption Digital Signal Processor
Katsuhiko Ueda, Toshio Sugimura, Minoru Okamoto, Shinichi Marui, Toshihiro Ishikawa, Mikio Sakakihara.....28

WP 2.3: A Monolithic Analog Video Comb Filter in 1.2 μ m CMOS
Ken A. Nishimura, Paul R. Gray.....30

WP 2.4: A Real-Time P*64/MPEG Video Encoder Chip
Sailesh K. Rao, Mehdi Hatamian, Matthew T. Uyttendaele, SriRam Narayan, Jay H. O'Neill, Gregory A. Uvieghara.....32

WP 2.5: A Video Decoder for H.261 Video Teleconferencing and MPEG Stored Interactive Video Applications
D. Brinthaup, L. Letham, V. Maheshwari, J. Othmer, R. Spiwak, B. Edwards, C. Terman, N. Weste.....34

WP 2.6: A 300MHz 16b BiCMOS Video Signal Processor
Toshiaki Inoue, Junichi Goto, Masakazu Yamashina, Kazumasa Suzuki, Masahiro Nomura, Youichi Koseki, Tohru Kimura, Takao Atsumo, Masato Motomura, Benjamin S. Shih, Tadahiko Horiuchi, Nobuhisa Hamatake, Kouichi Kumagai, Tadayoshi Enomoto, Hachiro Yamada, Masahide Takada.....36

WP 2.7: An 8b CMOS Vector A/D Converter
G. Tyson Tuttle, Siavash Fallahi, Asad A. Abidi.....38

**SESSION 3: NON-VOLATILE, DYNAMIC
AND EXPERIMENTAL MEMORIES**
(Sea Cliff)

WP 3.1: A 13ns Mb CMOS EPROM Using 1-T FAMOS Technology
Glen Rosendale, Jim Payne, Saroj Pathak, Todd Randazzo, Brad Larsen, Donald Erickson, Dean Allum, Franklyn Blaha.....42

WP 3.2: A 20ns Battery-Operated 16Mb CMOS DRAM
Hiroyuki Yamauchi, Toshikazu Suzuki, Akihiro Sawada, Tohru Iwata, Toshiaki Tsuji, Masashi Agata, Takashi Taniguchi, Yoshinori Otake, Kazuyuki Sawada, Teruhito Ohnishi, Masanori Fukumoto, Tsutomu Fujita, Michihiro Inoue.....44

WP 3.3: An Experimental DRAM with a NAND-Structured Cell
Takehiro Hasegawa, Daisaburo Takashima, Ryu Ogiwara, Masako Ohta, Shin-ichiro Shiratake, Takeshi Hamamoto, Takashi Yamada, Masami Aoki, Shigeru Ishibashi, Yukihito Oowaki, Shigeyoshi Watanabe, Fujio Masuoka.....46

WP 3.4: 256Mb DRAM Technologies for File Applications
Goro Kitsukawa, Masashi Horiguchi, Yoshiki Kawajiri, Takayuki Kawahara, Takesada Akiba, Yasushi Kawase, Toshikazu Tachibana, Takeshi Sakai, Masakazu Aoki, Shoji Shukuri, Kazuhiko Sagara, Ryo Nagai, Norio Hasegawa, Natsuki Yokoyama, Teruaki Kisu, Hisaomi Yamashita, Tokuo Kure, Takashi Nishida.....48

WP 3.5: A 30ns 256Mb DRAM with Multi-Divided Array Structure
 Tadahiko Sugibayashi, Toshio Takeshima, Isao Naritake, Tatsuya Matano, Hiroshi Takada, Yoshiharu Aimoto, Koichiro Furuta, Mamoru Fujita, Takanori Saeki, Hiroshi Sugawara, Tatsunori Murotani, Naoki Kasai, Kentaro Shibahara, Ken Nakajima, Hiromitsu Hada, Takehiko Hamada, Naoaki Aizaki, Takemitsu Kunio, Eiichiro Kakehashi, Katsuhiko Masumori, Takaho Tanigawa.....50

WP 3.6: Flash Solid-State Drive with 6MB/s Read/Write Channel and Data Compression
 Steven Wells, Don Clay.....52

WP 3.7: Josephson-CMOS Memories
 Uttam Ghoshal, David Hebert, T. Van Duzer.....54

SESSION 4: DATA CONVERSION
 (Buena Vista)

WP 4.1: A True 16b Self-Calibrating BiCMOS DAC
 Gerald A. Miller, Michael C. W. Coln, Lawrence A. Singer, Peter R. Oaklander.....58

WP 4.2: A 15b 1Ms/s Digitally Self-Calibrated Pipeline ADC
 Andrew N. Karanicolas, Hae-Sung Lee, Kantilal L. Bacrania.....60

WP 4.3: A 10b 20MHz 30mW Pipelined Interpolating CMOS ADC
 Keiichi Kusumoto, Kenji Murata, Akira Matsuzawa, Shoichiro Tada, Masakatsu Maruyama, Kohji Oka, Hiroyuki Konishi.....62

WP 4.4: A Two-Residue Architecture for Multistage ADCs
 Chris Mangelsdorf, Hassan Malik, Seung-Hoon Lee, Shin Hisano, Mark Martin.....64

WP 4.5: A 10b 100Ms/s Pipelined Subranging BiCMOS ADC
 Kazuya Sone, Naotoshi Nakadai, Yoshio Nishida, Masaki Ishida, Yumi Sekine, Michio Yotsuyanagi.....66

WP 4.6: A 10b 100Ms/s Pipelined A/D Converter
 William T. Collieran, Tuonglong H. Phan, Asad A. Abidi.....68

WP 4.7: Design for Testability in Digitally-Corrected ADCs
 Chris Mangelsdorf, Seung-Hoon Lee, Mark Martin, Hassan Malik, Tokuya Fukuda, Hiroaki Matsumoto...70

EVENING DISCUSSION SESSIONS
 (Sunset, Marina)

WE 1: Multimedia and Still Imaging: Are PCs Ready?
74

WE 2: Which DRAM Will Win the Great DRAM Sweepstakes?.....76

WE 3: The Future Role of the Analog Designer.....78

WE 4: Competing CMOS Circuit Techniques.....80

SESSION 5: MICROPROCESSORS
 (Presidio)

TA 5.1: A 300MHz 115W 32b Bipolar ECL Microprocessor with On-Chip Caches
 Norman P. Jouppi, Patrick Boyle, Jeremy Dion, Mary Jo Doherty, Alan Eustace, Ramsey Haddad, Robert Mayo, Suresh Menon, Louis Monier, Don Stark, Silvio Turrini, Leon Yang.....84

TA 5.2: A 1.71M-Transistor CMOS CPU Chip with a Testable Cache Architecture
 Yuichi Saito, Yukihiro Shimazu, Soichi Kobayashi, Toru Shimizu, Masahito Matsuo, Akira Ohtsuka, Kenji Shirai, Hiroshi Murata, Yoshitetsu Nishiwaki, Isao Fujioaka, Yoshinori Nabeta, Hidehiro Kanamoto, Seiichi Hiraoka, Toshiaki Suzuki, Junichi Hinata, Yoshiaki Shimotsuma.....86

TA 5.3: 6ns Cycle 256kb Cache Memory and Memory Management Unit
 Raymond A. Heald, John C. Holst.....88

TA 5.4: A 1.5ns 32b CMOS ALU in Double Pass-Transistor Logic
 Makoto Suzuki, Norio Ohkubo, Toshiaki Yamanaka, Akihiro Shimizu, Katsuro Sasaki.....90

TA 5.5: A 160,000-Transistor GaAs Microprocessor
 Michael Upton, Thomas Huff, Patrick Sherhart, Phillip Barker, Robert McVay, Tim Stanley, Richard Brown, Ronald Lomax, Trevor Mudge, Karem Sakallah.....92

SESSION 6: BROADBAND DATA COMMUNICATIONS

(Sea Cliff)

- TA 6.1: A 3.3V Monolithic Photodetector/CMOS
Preamplifier for 531Mb/s Optical Data Link Applications
Peter J-W. Lim, Andrew Y. C. Tzeng, Harry L. Chuang,
Stephen A. St. Onge.....96
- TA 6.2: A Monolithic 480Mb/s Parallel AGC/Decision/
Clock-Recovery Circuit in 1.2µm CMOS
Timothy H. Hu, Paul R. Gray.....98
- TA 6.3: A Single-Chip 266Mb/s CMOS Transmitter/ Re-
ceiver for Serial Data Communications
Dao-Long Chen, Robert Waldron.....100
- TA 6.4: A 660Mb/s CMOS Clock Recovery Circuit with
Instantaneous Locking for NRZ Data and
Burst-Mode Transmission
Mihai Banu, Alfred Dunlop.....102
- TA 6.5: A 622Mb/s Line Terminator for the ATM network
M. Diaz Nava, J. Bulone, D. Belot, L. Dugoujon.....104
- TA 6.6: A Broadband ISDN Line Termination Chip Set for
1.2Gb/s
P. Meylemans, L. Cloetens, K. Adriaensen, D.
Sallaerts.....106

SESSION 7: ANALOG TECHNIQUES

(Buena Vista)

- TA 7.1: A Low-Distortion 22kHz 5th-Order Bessel Filter
Un-Ku Moon and Bang-Sup Song.....110
- TA 7.2: A 2.5V Active Lowpass Filter Using All-npn Gain
Cells with a 1V_{pp} Linear Input Range
Tadashi Arai, Mikio Koyama, Hiroshi Tanimoto, Yoshihiro
Yoshida.....112
- TA 7.3: A BiCMOS Low-Distortion 8MHz Lowpass Filter
Scott D. Willingham, Kenneth W. Martin.....114
- TA 7.4: A High-Swing 2V CMOS Operational Amplifier
with Gain Enhancement using a Replica Amplifier
Paul C. Yu, Hae-Seung Lee.....116
- TA 7.5: Precise Delay Generation Using
Coupled Oscillators
John G. Maneatis, Mark A. Horowitz.....118

TA 7.6: Techniques for Fast Electro-Thermal Simulation of ICs

Sang-Soo Lee, David J. Allstot.....120

SESSION 8: TECHNOLOGY DIRECTIONS: SCALING, SENSING, MICRO-OPTICS, MULTI-VALUED LOGIC (Sunset)

- TA 8.1 Prospects for Gigascale Integration (GSI)
Beyond 2003
James D. Meindl, Vivek K. De, Bhavna Agrawal.....124
- TA 8.2: Integrated Microinstrumentation Systems:
Smart Peripherals for Distributed Sensing
and Control
Kensall D. Wise.....126
- TA 8.3: A CMOS Piezoresistive Pressure Sensor
with On-Chip Programming and Calibration
Dirk Hammerschmidt, Frank V. Schnatz, Werner Brockherde,
Bedrich J. Hosticka, Ernst Obermeier.....128
- TA 8.4: Microoptics and Microelectronics
for Image Processing
Wilfrid B. Veldkamp.....130
- TA 8.5: Toward Multiwave Opto-Electronics
for 3-D Parallel Computing
Shuichi Maeda, Takafumi Aoki, Tatsuo Higuchi.....132
- TA 8.6: Beyond-Binary Circuits for Signal Processing
Takahiro Hanyu, Michitaka Kameyama, Tatsuo
Higuchi.....134

SESSION 9: RADIO COMMUNICATION CIRCUITS

(Presidio)

- TP 9.1: A 16-PSK Modulator with Phase Error
Correction
Bernd Wüppermann, Brian Fox, Rick Walker, Simon
Atkinson, Dan Budin, Colin Lanzl, Scott Bleiweiss.....138
- TP 9.2: A 900MHz Transceiver Chip Set
for Dual-Mode Cellular Radio Mobile Terminals
Iconomos A. Koullias, Joseph H. Havens, Irving G. Post,
Peter E. Bronner.....140

TP 9.3: A 0.7-3GHz GaAs QPSK/QAM Direct Modulator
Angel Bóveda, Félix Ortigoso, José I. Alonso.....142

TP 9.4: A 2.5GHz BiCMOS Image-Reject Front-End
Mark D. McDonald.....144

TP 9.5: A Low-Current DC-Coupled Componder
David M. Susak, Scott K. Bader, Michael L. Gomez.....146

TP 9.6: A Modem/Codec for Cellular Telephony
Kadaba R. Lakshmikummar, Vladimir Friedman, David L. Price, Tuan Le, Tom R. Peterson, Jeff R. Barner, David W. Green, Jit Kumar.....148

SESSION 10: HIGH-SPEED COMMUNICATION AND INTERFACES

(Sea Cliff)

TP 10.1: A 12.5Gb/s Si Bipolar IC for PRBS Generation and Bit Error Detection up to 25Gb/s
M. Bussmann, U. Langmann, B. Hillery, W. W. Brown.....152

TP 10.2: Si Bipolar Multiplexer, Demultiplexer, and Prescaler ICs for 10Gb/s SONET Systems
Takashi Harada, Kazuhiro Yoshihara, Kazutaka Masuzawa, Jun'ichiro Kagami, Kenji Nagai, Takahide Ikeda, Takeo Shiba, Kazuhiro Kawasaki.....154

TP 10.3: 25 to 40Gb/s Si ICs in Selective Epitaxial Bipolar Technology
Alfred Felder, Reinhard Stengl, Jürgen Hauenschield, Hans-M. Rein, Thomas F. Meister.....156

TP 10.4: A Monolithic 2.3Gb/s 100mW Clock and Data Recovery Circuit
Mehmet Soyuer, Herschel A. Ainspan.....158

TP 10.5: PLL Design for a 500MB/s Interface
Mark Horowitz, Andy Chan, Joe Cobrunson, Jim Gasbarro, Thomas Lee, Wing Leung, Wayne Richardson, Tim Thrush, Yasuhiro Fujii.....160

TP 10.6: 5V-to-75V CMOS Output Interface Circuits
Michel J. Declercq, Martin Schubert, François Clement...162

TP 10.7: Automatic Impedance Control
André DeHon, Thomas Knight, Jr., Thomas Simon.164

SESSION 11: TECHNOLOGY DIRECTIONS: PORTABILITY, PACKAGING, NANO-ELECTRONICS, FUZZY LOGIC (Buena Vista)

TP 11.1 Design Techniques for Portable Systems
Robert W. Brodersen, Anantha Chandrakasan, Sam Sheng.....168

TP 11.2: Multi-Chip Modules for Analog and Microwave: dc to 18GHz
Michael S. Adler, Eric J. Wildi, Wolfgang Daum, Charles A. Becker.....170

TP 11.3: A GaAs MMIC Chip-Set for Mobile Communications Using On-Chip Ferroelectric Capacitors
Shunsuke Nagata, Toshiyuki Ueda, Atsushi Noma, Haruhiko Koizumi, Kunihiko Kanazawa, Hidetoshi Ishida, Tetsuzo Ueda, Tsuyoshi Tanaka, Daisuke Ueda, Masaru Kazumura, Gota Kano, Carlos Paz De Araujo.....172

TP 11.4: Nanoelectronic Circuits Using Resonant Tunneling Transistors and Diodes
Gary Frazier, Albert Taddiken, Alan Seabaugh, John Randall.....174

TP 11.5: An 18-34GHz Dynamic Frequency Divider Based on 0.2 μ m AlGaAs/GaAs/AlGaAs Quantum-Well Transistors
Andreas Thiede, Manfred Berroth, Ulrich Nowotny, Jörg Seibel, Roland Bosch, Klaus Köhler, Brian Raynor, Joachim Schneider.....176

TP 11.6: A Monolithic Integrated Optoelectronic Photoreceiver Using an MSM Detector
James J. Morikuni, Minh H. Tong, Kari Nummila, Jong-Wook Seo, Andrew A. Ketterson, Sung-Mo Kang, Ilesanmi Adesida.....178

TP 11.7: An 8b Fuzzy Coprocessor for Fuzzy Control
Herbert P. Eichfeld, Thomas N. Künemund, Martin G. Klimke.....180

TP 11.8: A 12b Resolution 200kFLIPS Fuzzy Inference Processor
Kazuo Nakamura, Narumi Sakashita, Yasuhiko Nitta, Kenichi Shimomura, Takio Ohno, Koji Eguchi and Takeshi Tokuda.....182

SESSION 12: IMAGE SENSORS AND DISPLAYS
(Sunset)

TP 12.1: A 2/3 inch 400k Pixel Sticking-Free Stack-CCD Image Sensor
Michio Sasaki, Yoshihito Koya, Hirofumi Yamashita, Shinji Ohsawa, Ryohei Miyagawa, Hisanori Ihara, Naoshi Sakuma, Hidetoshi Nozaki, Yoshiyuki Matsunaga, Akihiko Furukawa, Hiroki Honda, Sohei Manabe.....186

TP 12.2: A Single Register 8K CCD Trilinear Color Sensor with Unrestricted Exposure Settings
Constantine N. Anagnostopoulos, Herbert J. Erhardt, Robert H. Philbrick, Jacqueline M. Andrus, Brent J. Kecskemety.....188

TP 12.3: A Multiple Frame-Interline-Transfer (M-FIT) CCD for Progressive-Scan Camera Systems
Keijirou Itakura, Toshihide Nobusada, Yasuyuki Toyoda, Yukio Saitoh, Noboru Kokusenya, Ryouichi Nagayoshi, Masayoshi Ozaki.....190

TP 12.4: A 1/2in 380k-pixel Progressive Scan CCD Image Sensor
Atsushi Kobayashi, Yasuhiko Naito, Tomio Ishigami, Akio Izumi, Takashi Hanagata, Kazutoshi Nakashima.....192

FA 12.5: A CCD/CMOS Image Motion Sensor
Massimo Gottardi, Woodward Yang.....194

FA 12.6: A 2/3-inch 2M-Pixel CMD Image Sensor with Multi-Scanning Function
Tetsuo Nomoto, Ryouji Hyuga, Shin-ichi Nakajima, Isao Takayanagi, Toshihiko Isokawa, Ryo Ohta, Kazuya Matsumoto, Tsutomu Nakamura.....196

TP 12.7: A Poly-Si Defect-Tolerant Scanner for Large Area AMLCDs
Hideki Asada, Hiroshi Hayama, Takeshi Saito, Kenji Sera1, Fujio Okumura.....198

EVENING DISCUSSION SESSIONS
(Sunset, Marina)

TE 5: Microprocessors in the Year 2000.....202

TE 6: Video Compression Architectures: Dedicated, Programmable or Hybrid?.....204

TE 7: Silicon vs GaAs for Personal Communication RF ICs.....206

TE 8: Ideal Storage Technology for the Ever-Shrinking Computer.....208

SESSION 13: HARD DISK AND TAPE DRIVES
(Presidio)

FA 13.1: A Discrete-Time Analog Signal Processor for Disk Read Channels
Ramon Gomez, Maryam Rofougaran, Asad A. Abidi.....212

FA 13.2: An Analog CMOS Viterbi Detector for Digital Magnetic Recording
Thomas W. Matthews, Richard R. Spencer.....214

FA 13.3: A Two-Chip CMOS Read Channel For Hard-Disk Drives
Mehrdad Negahban, Rex Behrashi, Grace Tsang, Habib Abouhossein, George Bouchaya.....216

FA 13.4: An 8-Channel, Head Pre-amplifier for Combination Magneto-resistive Read Elements and Inductive Write Elements
David P. Swart, Timothy J. Schmerbeck.....218

FA 13.5: An Adaptive Equalizing, Maximum Likelihood Decoding LSI for Magnetic Recording Systems
Satoshi Tanaka, Hirotsugu Kojima, Yutaka Okada, Fumio Nakazawa, Tetsuro Hikage, Hiromi Matsushige, Minoru Kosuge, Hideki Miyasaka, Terumi Takashi, Shoji Hanamura.....220

FA 13.6: A Head Actuator Driver IC for Hard-Disk Drives
Paul Ueunten.....222

SESSION 14: OVERSAMPLED CONVERTERS
(Sea Cliff)

- FA 14.1: A 15b 30kHz Bandpass Sigma-Delta Modulator**
Lorenzo Longo, Bor-Rong Horng.....226
- FA 14.2: Self-Calibration Techniques for a Second-Order Multibit Sigma-Delta Modulator**
John W. Fattaruso, Sami Kiriaki, Greg Warwar, Michiel de Wit.....228
- FA 14.3: A CMOS Oversampling D/A Converter with a Current-Mode Semi-Digital Reconstruction Filter**
David K. Su, Bruce A. Wooley.....230

SESSION 15: NEURAL NETWORKS
(Sea Cliff)

- FA 15.1: Cascadable Digital Emulator IC for 16 Biological Neurons**
Stefan J. Prange, Heinrich Klar.....234
- FA 15.2: Neuron MOS Winner-Take-All Circuit and its Application to Associative Memory**
Takeo Yamashita, Tabashi Shibata, Tadahiho Ohmi.....236
- FA 15.3: Real-Time Reconfigurable Logic Circuits Using Neuron MOS Transistors**
Tadashi Shibata, Koji Kotani, Tadahiho Ohmi.....238

CONFERENCE INFORMATION

- Presentation of Awards.....15
- Conclusions of ISSCC93 Papers.....255
- Speaker Profiles.....300
- Author Index.....304
- ISSCC Awards.....308
- Solid-State Circuits Council Awards.....316
- IEEE Awards.....320
- ISSCC Committees.....328
- Hotel Maps.....332
- ISSCC94 Call for Papers.....335
- Conference Timetable.....336

SESSION 16: STATIC MEMORIES
(Buena Vista)

- FA 16.1: A Low-Power Generator-Based FIFO using Ring Pointers and Current-Mode Sensing**
Lary R. Fenstermaker, Kevin J. O'Connor242
- FA 16.2: A 1.2ns/1ns 1kx16 ECL Dual-Port Cache RAM**
Hyun J. Shin, Pong-F. Lu, Kenneth Chin, Ching-T. Chuang, James D. Warnock, Robert L. Franch.....244
- FA 16.3: A 1.5ns 256kb BiCMOS SRAM with 11k 60ps Logic Gates**
Nobuo Tamba, Kazuhiro Akimoto, Masayuki Ohhayashi, Toshiro Hiramoto, Takanori Kokubu, Sohei Ohmori, Tetsuya Muraya, Atsuyuki Kishimoto, Sousuke Tsuji, Hideki Hayashi, Hiromitsu Handa, Toshio Igarashi, Tsuyoshi Fujiwara, Kunihiko Watanabe, Akihisa Uchida, Masanori Odaka, Hiroaki Nambu, Kunihiko Yamaguchi, Takahide Ikeda.....246
- FA 16.4: A 9ns 16Mb CMOS SRAM with Offset Reduced Current Sense Amplifier**
Katsunori Seno, Kurt Knorpp, Lee-Lean Shu, Fumio Miyaji, Masayoshi Sasaki, Minoru Takeda, Takeshi Yokoyama, Katsushi Fujita, Tadayuki Kimura, Yoichi Tomo, Patrick Chuang, Kazuyoshi Kobayashi.....248
- FA 16.5: A 16Mb CMOS SRAM with a 2.3 μ m² Single-Bit-Line Memory Cell**
Katsuro Sasaki, Kiyotsugu Ueda, Koichi Takasugi, Hiroshi Toyoshima, Toshiaki Yamanaka, Naotaka Hashimoto, Nagatoshi Ohki.....250
- FA 16.6: A Single Bitline Cross-Point Cell Activation (SCPA) Architecture for Ultra Low Power SRAMs**
Motomu Ukita, Shuji Murakami, Tadato Yamagata, Hirotsada Kuriyama, Yasumasa Nishimura, Kenji Anami.....252

WEDNESDAY, THURSDAY, and FRIDAY / FEBRUARY 24, 25, and 26, 1993

1993 IEEE INTERNATIONAL

40th ANNIVERSARY



1993
COMMEMORATIVE
SUPPLEMENT

to the
DIGEST
of
TECHNICAL PAPERS

VOLUME THIRTY-SIX

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION, BAY AREA COUNCIL / UNIV. OF PA.

TABLE OF CONTENTS

Foreword.....	3
Dedication: Mr. ISSCC - Lewis Winner 1906-1988.....	4
The International Solid-State Circuits Community and Its Annual Conference - Genesis and First Decade Arthur P. Stern.....	9
Evolution of ISSCC; 1964 and After Jack A. A. Raper.....	19
The Evolution of Solid State Circuits: 1958-1992-20?? (As Reflected in the ISSCC Digest) James D. Meindl.....	23
Analog at ISSCC: Selections From The First 40 Years A. Paul Brokaw.....	27
11.2/1963 A Unipolar-Bipolar Transistor Configuration for Integrated Audio Amplifiers [1] H. C. Lin, M. J. Geisler, K. K. Yu.....	32
4.1/1964 A New Semiconductor Voltage Standard [4] D. F. Hilbiber.....	34
11.1/1968 A DC-500 MHz Amplifier/Multiplier Principle [7] B. Gilbert.....	36
8.5/1969 Phase Locking as a New Approach for Tuned Integrated Circuits [9] A. B. Grebene, H. R. Camenzind.....	38
10.4/1970 A High-Performance Monolithic D/A Converter Circuit [10] J. J. Pastoriza, J. Krabbe, A. A. Molinari.....	40
16.4/1974 An All-MOS Charge-Redistribution A/D Conversion Technique [12] Ricardo E. Suarez, Paul R. Gray, David A. Hodges..	42
13.5/1977 Analog MOS Sampled Data Recursive Filter [13] Ian A. Young, David A. Hodges, Paul R. Gray....	44
7.5/1985 MOS ADC-Filter Combination That Does Not Require Precision Analog Components [14] Max W. Hauser, Paul J. Hurst, Robert W. Brodersen.....	46
Perspectives on Logic and Microprocessors Bernard T. Murphy.....	49
7.4/1960 Solid-State Micrologic Elements [3] R. Norman, J. Last, I. Haas.....	52
1.2/1962 New Forms of All-Transistor Logic [4] R. H. Beeson, H. W. Ruegg.....	54
7.1/1970 A Compact Bipolar Transistor Model [12] H. K. Gummel, H. C. Poon.....	56
8.2/1972 Merged Transistor Logic -- A Low-Cost Bipolar Logic Concept [13] H. H. Berger, S.K. Wiedman.....	58
8.3/1972 Integrated Injection Logic -- A New Approach to LSI [14] C. M. Hart, A. Slob.....	60
3.5/1963 Nanowatt Logic Using Field-Effect Metal-Oxide Semiconductor Triodes [16] F. M. Wanlass, C. T. Sah.....	62
6.2/1974 An N-Channel 8-Bit Single Chip Microprocessor [17] Masatoshi Shima, Federico Faggin, Stanley Mazor.....	64
12.1/1984 A 32b NMOS Microprocessor with a Large Register File [19] Robert W. Sherburne, Jr., Manolis G. H. Katevenis, David A. Patterson, Carlo H. Sequin.....	66
12.7/1984 A Pipelined 32b NMOS Microprocessor [20] Christopher Rowen, Steven A. Przbylski, Norman P. Jouppi, Thomas R. Gross, John D. Shott, John L. Hennessy.....	68
16.3/1978 LSI Chip Design for Testability [21] Sumit DasGupta, Edward B. Eichelberger, Tom W. Williams.....	70

CONTENTS (CONTINUED)

Other Techniques Systems and Applications

Franklin H. Blecher.....73

5.5/1961 KMC Planar Transistors

In Microwatt Logic Circuitry [5]

D. F. Allison, R. H. Beeson, R. M. Shultz.....78

14.1/1980 A 500V Monolithic Bidirectional

2X2 Crosspoint Array [7]

Peter W. Shackle, Achian R. Hartman,

Terrence J. Riley, James C. North,

Joseph E. Berthold, James A. Davis.....80

9.2/1962 Development of an

Implantable Cardiac Pacemaker [9]

H. Raillard.....82

6.2/1971 The Electronic Wristwatch:

an Application for Si-Gate CMOS ICs [10]

R. G. Daniels, R. R. Burgess.....84

16.5/1972 Ion-Implanted Complementary MOS

Transistors in Low-Voltage Circuits [11]

R. M. Swanson, J. D. Meindl.....86

7.4/1964 Photodiode Signal Enhancement Effect
at Avalanche Breakdown Voltage [20]

K. M. Johnson.....88

Memory at ISSCC

Lewis M. Terman.....91

9.5/1966 150-Nanosecond Associative Memory
Using Integrated MOS Transistors [3]

R. Igarashi, T. Kurosawa, T. Yaita.....96

4.1/1969 A High-Performance Monolithic Store [9]

J. K. Ayling, R. D. Moore, G. K. Tu.....98

4.2/1970 A Three-Transistor-Cell, 1024-Bit,
500 NS MOS RAM [12]

W. M. Regitz, J. Karp.....100

5.4/1972 Storage Array and Sense/Refresh Circuit
for Single-Transistor Memory Cells [14]

K. U. Stein, A. Sihling, E. Doering.....102

12.6/1979 A Fault-Tolerant 64K Dynamic RAM [19]

Ronald P. Censer, Donald G. Clemons,

William R. Huber, Joseph B. Petrizzi,

Frank J. Procyk, George M. Trout.....104

7.3/1971 A Fully-Decoded 2048-Bit
Electrically-Programmable MOS-ROM [25]

D. Frohmann-Bentchkowsky.....106

16.1/1989 A 1.5V DRAM for

Battery-Based Applications [37]

Masakazu Aoki, Jun Etoh, Kiyoo Itoh,

Shin'ichiro Kimura, Yoshifumi Kawamoto.....108

12.6/1980 A 16Kb Electrically Erasable
Nonvolatile Memory [48]

William S. Johnson, George Perlegos,

Alan Renniger, Greg Kuhn,

T. R. Ranganath.....110

Numbers preceding reprint titles are (Session number).(Paper number)/(Conference year).

Numbers following reprint titles are from the reference list included in the Summary in each section.

CONTENTS (CONTINUED)

**Microwave Device and Circuit Developments
Reported at ISSCC: 1954-1992**

Marion E. Hines.....113

 14.1/1972 **X- and Ku-Band Amplifiers with
GaAs Schottky-Barrier FETS [10]**
W. Baechtold.....118

 6.3/1962 **An Extremely Low-Noise 6-Gc
Nondegenerate Parametric Amplifier [14]**
M. Uenohara.....120

 6.3/1967 **Hybrid Integrated-Circuit
Digital Phase Shifters [18]**
W. A. Little, J. Yuan, C. C. Snellings.....122

 6.1/1960 **Circuit Applications of a Coaxially
Encapsulated Microwave Transistor [21]**
V. R. Saari, R. J. Kirkpatrick, C. A. Bittmann,
R. E. Davis.....124

Early Conference Materials and Photographs

Pages 16, 17, 18, 21, 22, 26, 31, 48, 72,
90, 112, 126, 142

Quotations.....Pages 18, 51, 116, 117, 142, 144

ISSCC Program Committee Chairs.....149

ISSCC Editorial Excellence Awards.....155

Signal Processing at ISSCC

Robert W. Brodersen.....127

 6.4/1960 **Solid-State Sampled-Data
Bandpass Filters [5]**
L. E. Franks, F. J. Witt.....132

 1.5/1975 **A MOS LSI Double Second Order
Digital Filter Circuit [8]**
Gwyn P. Edwards, Peter J. Jennings,
Thomas Preston.....134

 8.2/1978 **Fully-Integrated High-Order NMOS
Sampled-Data Ladder Filters [14]**
David J. Allstot, Robert W. Brodersen,
Paul R. Gray.....136

 2.5/1982 **A Microcomputer with Digital
Signal Processing Capability [28]**
Surendar S. Magar, Edward R. Caudel,
Anthony W. Leigh.....138

 18.4/1983 **An Image Signal Processor [31]**
Tadashi Fukushima, Yoshiki Kobayashi,
Kohtaroh Hirasawa, Tadaaki Bandoh,
Masakazu Ejiri.....140

Continuations of Reprinted ISSCC Papers.....143-155

ISSCC Best Paper Awards.....156-157

ISSCC Keynote and Plenary Addresses.....158-160

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 19, 20, 21, 1992

1992 IEEE INTERNATIONAL



1992

DIGEST of TECHNICAL PAPERS

VOLUME THIRTY FIVE
ISSN 0193-6530

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION, BAY AREA COUNCIL / UNIV. OF PA.

Table of Contents

Session 1: Plenary Session Continental Ballroom

Formal Opening of Conference	13
WA 1.1: Micromechanisms Fabrication: A Challenge in Micromechanisms and Microelectronics Henry Guckel	14
Award Presentations	19
WA 1.2: Future Automotive Electronic Systems and their Impact on Solid-State Circuits Wolfgang Ziebart	20
WA 1.3 Personal Communications: Quo Vadis George Heilmeyer	24

Session 2: Data Conversion Continental Ballroom 1-4

WP 2.1: An 8b 650MHz Folding ADC J. van Valburg, Rudy van de Plassche	30
WP 2.2: A 10b 50MS/s Pipelined ADC Pieter Vorenkamp, Johan P. M. Verdaasdonk	32
WP 2.3: A 12b 20MS/s Ripple-through ADC Robert Jewett, John Corcoran, Günter Steinbach	34
WP 2.4: A 12b 5MS/s Two-Step CMOS A/D Converter Behzad Razavi, Bruce A. Wooley	36
WP 2.5: A Code-Error Calibrated Two-Step A/D Converter Seung-Hoon Lee, Bang-Sup Song	38
WP 2.6: A 17b Algorithmic ADC A. Martin Mallinson, Paul Spitalny	40
WP 2.7: An Oversampling Converter for Strain Gauge Transducers Donald A. Kerth, Douglas S. Piasecki	42

Session 3: High-Performance Circuits Continental Ballroom 5-9

WP 3.1: 0.5μm BiCMOS Standard-Cell Macros Including 0.5W 3ns Register File and 0.6W 5ns 32kB Cache Hiroyuki Hara, Takayasu Sakurai, Tetsu Nagamatsu, Shin'ichi Kobayashi, Katsuhiro Seta, Hiroshi Momose, Yoichiro Niitsu, Hiroyuki Miyakawa, Tadahiro Kuroda Kouji Matsuda, Yoshinori Watanabe, Fumihiko Sano, Akihiko Chiba	46
--	----

Session 3: High-Performance Circuits Continental Ballroom 5-9

WP 3.2: A 1.5V Full-Swing BiCMOS Logic Circuit Mitsuru Hiraki, Kazuo Yano, Masataka Minami, Kazushige Satoh, Nozomu Matsuzaki, Atsuo Watanabe, Takashi Nishida, Katsuro Sasaki, Kohichi Seki	48
WP 3.3: A PLL Clock Generator with 5 to 110MHz Lock Range for Microprocessors Ian A. Young, Jeff K. Greason, Jeff E. Smith, Keng L. Wong	50
WP 3.4: A System Integrated ULSI Chip Containing Eleven 4Mb RAMs, Six 64k SRAMs and an 18kG Gate Array Katsuyuki Sato, Kenji Fujita, Hideyuki Miyazawa, Masayuki Shirai, Mitsuteru Kobayashi, Masamichi Ishihara, Toshiyuki Nakao	52
WP 3.5: A 9.5 Gb/s Si-Bipolar ECL Array Masaya Tamamura, Shinichi Shiotsu, Masayasu Hojo, Katsunobu Nomura, Hiromichi Ichikawa, Takao Akai	54
WP 3.6: A Bipolar Population Counter Using Wave Pipelining to Achieve 2.5x Normal Clock Frequency Derek Wong, Giovanni De Micheli, Michael Flynn, Robert Huston	56
WP 3.7: A CMOS Low-Voltage-Swing Transmission-Line Transceiver Bill Gunning, Leo Yuan, Trung Nguyen, Tony Wong	58

Session 4: Signal Processing Imperial Ballroom

WP 4.1: A 32Mb/s Fully-Integrated Read Channel for Disk-Drive Applications Janos Kovacs and Wyn Palmer	62
WP 4.2: A 27MHz Programmable Bipolar 0.05° Equiripple Linear-Phase Lowpass Filter Geert A. De Veirman, Richard G. Yamasaki	64
WP 4.3: A 10.7MHz CMOS OTA-R-C Bandpass Filter with 68dB Dynamic Range and on-Chip Automatic Tuning Michiel Steyaert, Jose Silva-Martinez	66
WP 4.4: An Implantable Digital Telemetry Integrated Circuit Using An Automatic Resonant-Frequency Search Technique Kenneth W. Fernald, John J. Paulos, Blaine A. Stackhouse, Robert A. Heaton	68

Table of Contents

Session 4: Signal Processing Imperial Ballroom

- WP 4.5:** **A 140Mb/s 32-State Radix-4 Viterbi Decoder**
Peter J. Black, Teresa H.-Y. Meng 70
- WP 4.6:** **A Video Digital Signal Processor with a Vector-Pipeline Architecture**
Masaki Toyokura, Kiyoshi Okamoto, Hisashi Kodama, Akihiko Ohtani, Toshiyuki Araki, Kunitoshi Aono .. 72
- WP 4.7:** **A Reconfigurable Multiprocessor IC for Rapid Prototyping of Real-Time Data Paths**
Dev C. Chen, Jan M. Rabey 74

Evening Discussion Sessions Continental, Imperial Ballrooms

- WE 1** **ULSI DRAM Technology in the 256Mb - 1Gb Age**
Continental Ballroom 1-4 78
- WE 2** **Mixed-Signal Challenges in Automotive Electronics**
Continental Ballroom 5 80
- WE 3** **Disk-Drive Electronics: New Approaches and New Technology**
Continental Ballroom 6 82
- WE 4** **The Future Role of the Digital-Circuit Designer**
Continental Ballroom 7-9 84
- WE 5** **High-Performance Cache-Memory Systems for Microprocessor-Based Computers of the Future**
Imperial Ballroom 86

Session 5: Gigahertz Communications Circuits Continental Ballrooms 1-4

- TA 5.1:** **A 3mW 1.0GHz Silicon ECL Dual-Modulus Prescaler IC**
Moriaki Mizuno, Hirokazu Suzuki, Masami Ogawa, Kouji Sato, Hiromichi Ichikawa 90
- TA 5.2:** **A Si Bipolar 28GHz Dynamic Frequency Divider**
Masakazu Kurisu, Gohiko Uemura, Masahiro Ohuchi, Chihiro Ogawa, Hisashi Takemura, Takenori Morikawa, and Tsutomu Tashiro 92
- TA 5.3:** **11.6GHz 1:4 Demultiplexer with Bit-Rotation Control and 6.1GHz Auto-Latching Phase-Aligner ICs**
Mehran Bagheri, Keh-Chung Wang, Mau-Chung F. Chang, Randy B. Nubling, Peter M. Asbeck, Andy Chen 94

Session 5: Gigahertz Communications Circuits Continental Ballrooms 1-4

- TA 5.4:** **MOS Decision and Clock-Recovery Circuits for Gb/s Optical-Fiber Receivers**
Syed Khurshed Enam, Asad A. Abidi 96
- TA 5.5:** **A 6 GHz Integrated Phase-Locked Loop Using AlGaAs/GaAs Heterojunction Bipolar Transistors**
Aaron W. Buchwald, Kenneth W. Martin, Aaron Oki, Kevin Kobayashi 98
- TA 5.6:** **Si Bipolar Chip Set for 10Gb/s Optical Receiver**
Masaaki Soda, Tetsuyuki Suzuki, Takenori Morikawa, Hiroshi Tezuka, Chihiro Ogawa, Sadao Fujita, Hisashi Takemura, Tsutomu Tashiro 100

Session 6: Microprocessors Continental Ballroom 5-9

- TA 6.1:** **A 100MHz Macropipelined CISC CMOS Microprocessor**
Roy W. Badeau, R. Iris Bahar, Debra Bernstein, Larry L. Biro, William J. Bowhill, John F. Brown, Michael A. Case, Ruben W. Castelino, Elizabeth M. Cooper, Maureen A. Delaney, David R. Deverell, John H. Edmondson, John J. Ellis, Timothy C. Fischer, Thomas F. Fox, Mary K. Gowan, Paul E. Gronowski, William V. Herrick, Anil K. Jain, Jeanne E. Meyer, Daniel G. Miner, Hamid Partovi, Victor Peng, Ronald P. Preston, Chandrasekhara Somanathan, Rebecca L. Stamm, Stephen C. Thierauf, G. Michael Uhler, Nicholas D. Wade, William R. Wheeler 104
- TA 6.2:** **A 200MHz 64b Dual-Issue CMOS Microprocessor**
Daniel Dobberpuhl, Richard Witek, Randy Allmon, Robert Anglin, Sharon Britton, Linda Chao, Robert Conrad, Daniel Dever, Bruce Gieseke, Gregory Hoepfner, John Kowaleski, Kathryn Kuchler, Maureen Ladd, Michael Leary, Liam Madden, Edward McLellan, Derrick Meyer, James Montanaro, Donald Priore, Vidya Rajagopalan, Sridhar Samudrala, Sribalan Santhanam 106
- TA 6.3:** **A Three-Million-Transistor Microprocessor**
Fuad Abu-Nofal, Rick Avra, Kanti Bhabuthmal, Rom Bhamidipaty, Greg Blanck, Andy Charnas, Peter DeVecchio, Joe Grass, Joel Grinberg, Norm Hayes, George Haber, Jim Hunt, Govind Kizhepat, Adam Malamy, Al Marston, Kaushal Mehta, Sunil Nanda, Hoa Van Nguyen, Rajiv Patel, Andy Ray, Jim Reaves, Alan Rogers, Stefan Rusu, Tom Shay, Irwan Sidharta, Terry Tham, Peter Tong, Richard Trauben, Anthony Wong, David Yee, Naeem Maan, Don Steiss, Lynn Youngs 108

Session 6: Microprocessors Continental Ballroom 5-9

- TA 6.4:** **A BiCMOS 50MHz Cache Controller for Superscalar Microprocessor**
Balakrishna Joshi, R. K. Anand, Curt Berg, Jorge Cruz-Rios, Ashok Krishnamurthi, Nyles Nettleton, Sophie Nguyen, Jim Reaves, John Reed, Alan Rogers, Stefan Rusu, Chuck Tucker, Chung Wang, Ming Wong, David Yee, Jung-Herng Chang 110
- TA 6.5:** **A 289MFLOPS Single-Chip Supercomputer**
Hideyuki Iino, Hiromasa Takahashi, Takao Sukemura, Masaharu Kimura, Koichi Fujita, Shosuke Mori 112
- TA 6.6:** **A 1,000MIPS BiCMOS Microprocessor with Superscalar Architecture**
Osamu Nishii, Makoto Hanawa, Tadahiko Nishimukai, Makoto Suzuki, Kazuo Yano, Mitsuru Hiraki, Shohji Shukuri, Takashi Nishida 114

Session 7: Circuits for Transducers and Active-Matrix LCD Drivers Imperial Ballroom

- TA 7.1:** **A Poly-Si TFT Monolithic LC-Data Driver with Redundancy**
Yutaka Takafuji, Toshihiro Yamashita, Yasunobu Akebi, Tomoaki Toichi, Takayuki Shimada, Katsunobu Awane 118
- TA 7.2:** **A 25MHz 162-Output S/H Analog Column Driver for LCDs**
Alan Lelah, Gilbert Martel, Patrice Senn, Philippe Weisse, François Morin, Denis Pradel 120
- TA 7.3:** **Switched-Capacitor Circuits using Polysilicon on Quartz Thin-Film Technology**
Alan G. Lewis and Richard H. Bruce 122
- TA 7.4:** **A Magnetic Field Sensitive Amplifier with Temperature Compensation.**
John Ryan, John Doyle, Michael Buckley, Michael Flynn 124
- TA 7.5:** **A CMOS Sensor and Signal-Conversion Chip for Monitoring Arterial Blood Pressure and Temperature**
Egbert Spiegel, M. Kandler, Y. Manoli, W. Mokwa 126
- TA 7.6:** **A 16-Channel CMOS Neural Stimulating Array**
Steven J. Tanghe and Kensall D. Wise 128

Session 8: Emerging Technologies Continental Ballroom 1-4

- TP 8.1:** **A Refreshable Analog VLSI Neural Network Chip with 400 Neurons and 40k Synapses.**
Yutaka Arima, Mitsuhiro Murasaki, Tsuyoshi Yamada, Atushi Maeda, Hirofumi Shinohara 132
- TP 8.2:** **An 8G Connections-per-Second 54mW Digital Neural Network Chip with Low-power Chain-Reaction Architecture**
Kuniharu Uchimura, Osamu Saito, Yoshihito Amemiya 134
- TP 8.3:** **An Analog Neural Network Processor for Self-Organizing Mapping**
Bing J. Sheu, Joongho Choi, Chia-Fen Chang ... 136
- TP 8.4:** **Neuro Chips with On-Chip BackProp and/or Hebbian Learning**
Takeshi Shima, Tomohisa Kimura, Yukio Kamatani, Tetsuro Itakura, Yasuhiko Fujita, Tetsuya Iida ... 138
- TP 8.5:** **A 2DEG-CCD Frequency Divider For Microwave and Millimeter Wave Applications**
Richard E. Colbeth, Ross A. LaRue 140
- TP 8.6:** **Resonant-Tunneling-Diode Loads: Speed Limits and Applications in Fast Logic Circuits**
Elliott R. Brown, Mark A. Hollis, Frank W. Smith, Kem-Chung Wang, Peter Asbec 142
- TP 8.7:** **Nanoelectronics Based on Scanning Tunneling Microscopy**
P. N. Louskinovich, V. I. Nikishin, I. A. Ryzhikow 144

Session 9: Non-Volatile and Dynamic RAMS Continental Ballroom 5-9

- TP 9.1:** **A 100MHz 4Mb Cache DRAM with Fast Copy-Back Scheme**
Katsumi Dosaka, Yasuhiro Konishi, Kouji Hayano, Katsumitsu Himukashi, Akira Yamazaki, Charles A. Hart, Masaki Kumanoya, Hisanori Hamano, Tsutomu Yoshihara 148
- TP 9.2:** **A 30ns 64Mb DRAM with Built-in Self-Test and Repair Function**
Hiroki Koike, Akira Tanabe, Toshio Takeshima, Yoshiharu Aimoto, Masahide Takada, Toshiyuki Ishijima, Naoki Kasai, Hiromitsu Hada, Kentaro Shibahara, Takemitsu Kunio, Takaho Tanigawa, Takanori Saeki, Masato Sakao, Hidenobu Miyamoto, Hiroshi Nozue, Shuichi Ohya, Tatsunori Murotani, Kuniaki Koyama, Takashi Okuda 150

Table of Contents

Session 9: Non-Volatile and Dynamic RAMS Continental Ballroom 5-9

- TP 9.3:** **A 5V-Only 0.6 μ m Flash EEPROM with Row Decoder Scheme in Triple-Well Structure**
Masao Kuriyama, Shigeru Atsumi, Akira Umezawa, Hironori Banba, Ken-ichi Imamiya, Kiyomi Naruke, Seiji Yamada, Etsushi Obi, Masamitsu Oshikiri, Tomoko Suzuki, Masashi Wada, Sumio Tanaka 152
- TP 9.4:** **A 5V-Only 16Mb Flash Memory with Sector Erase Mode**
Toshikatsu Jinbo, Hidetoshi Nakata, Kiyokazu Hashimoto, Takeshi Watanabe, Kazuhisa Ninomiya, Takahiko Urai, Mikio Koike, Tatsuo Sato, Noriaki Kodama, Ken-ichi Oyama, Takeshi Okazawa 154

Session 10: Voltage-Controlled Oscillators and Phase-Locked Loops Continental Ballroom 5-9

- TP 10.1:** **A 1.8GHz Monolithic LC Voltage-Controlled Oscillator**
Nhat M. Nguyen and Robert G. Meyer 158
- TP 10.2:** **A 155MHz Clock Recovery Delay- and Phase-Locked Loop**
Thomas Lee and John F. Bulzacchelli 160
- TP 10.3:** **A 8 Gbit/s Si Bipolar Phase and Frequency Detector IC for Clock Extraction**
Ansgar Pottbäcker, Ulrich Langmann,

Session 11: Image Sensors and Processors Imperial Ballroom

- TP 11.1:** **A 2M-Pixel Two-Level Vertically-Integrated HDTV Image Sensor**
Hidenori Shibata, Ikuko Inoue, Ryouhei Miyagawa, Hirofumi Yamashita, Nahoko Nohmi, Akihiko Furukawa, Yoshinori Iida, Tetsuya Yamaguchi, Yukio Endo, Yoshiyuki, Matsunaga, Sohei Manabe 166
- TP 11.2:** **A 100MHz Data-Rate, 5000-Element CCD Linear Image Sensor with Reset Pulse Level Adjustment Circuit**
Kazuo Miwada, Hiroaki Ito, Hiromasa Yamamoto 168
- TP 11.3:** **A 2/3-inch 2 Million Pixel FIT-CCD HDTV Image Sensor**
Kouichi Harada, Michio Negishi, Takeshi Ohgishi, Shinzi Kubota, Tatsuzi Oda, Michio Yamagishi .. 170

Session 11: Image Sensors and Processors Imperial Ballroom

- TP 11.4 :** **A 2M Pixel HDTV CCD Image Sensor with Tungsten Photo-Shield and H-CCD Shunt Wiring**
Michihiro Morimoto, Koza Orihara, Nobuhiko Mutoh, Arata Toyoda Masahiro Ohbo, Yukiya Kawakami, Takashi Nakano, Kazuhiro Chiba Keisuke Hatano, Kouichi Arai, Miyo Nishimura, Yasutaka Nakashiba Akiyoshi Kohno, Ikuo Akiyama, Nobukazu Teranishi, Yasuaki Hokari 172
- TP 11.5:** **A Charge Summation 1/3-inch CCD Image Sensor with 85dB Dynamic Range**
Sohei Manabe, Yasuaki Nishida, Yoshiki Iino, Hiroshi Ohtake, Masahide Abe, Hidenori Shibata, Yoshiyuki Matsunaga, Yukio Endo, Nozomu Harada 174
- TP 11.6:** **An 8-Channel 16b Charge-to-Digital Converter for Imaging Applications**
Peter Holloway, Geoff O'Donoghue 176

Evening Discussion Sessions Continental, Imperial Ballrooms

- TE 6** **The Evolution of a 3V Standard**
Continental Ballroom 1-4 180
- TE 7** **Statistical Design: Competitive Weapon or Designer's Nightmare?**
Continental Ballroom 5 182
- TE 8** **Future Active-Matrix TFT LC Displays: Circuit and System Implications**
Continental Ballroom 6 184
- TE 9** **Nanoelectronics, an Alternative for Gigascale Integration**
Continental Ballroom 7-9 186
- TE 10** **High-Speed I/O: How Can Something So Simple Be So Hard?**
Imperial Ballroom 188

Session 12: Analog Techniques Continental Ballroom 1-4

- FA 12.1:** **A Highly-Efficient CMOS Line Driver with 80dB Linearity for ISDN U-Interface Applications**
Haideh Khorramabadi, Joseph Anidjar, Thomas R. Peterson 192
- FA 12.2:** **A Compact Bipolar Class AB Output Stage Using 1V Power Supply**
Frank Thus 194

Table of Contents

Session 12: Analog Techniques Continental Ballroom 1-4

- FA 12.3:** **A 100MHz 100dB Operational Amplifier with Multipath Nested Miller Compensation Structure**
Ruud G. H. Eschauzier, Leo P. T. Kerklaan,
Johan H. Huijsing 196
- FA 12.4:** **An Inherently Linear and Compact MOST-Only Current-Division Technique**
Klaas Bult, Govert Geelen 198
- FA12.5** **A 1.2 μ m BiCMOS 100MHz Sample-and-Hold Circuit with a Constant-Impedance Slew-Enhanced Sampling Gate**
Myles H. Wakayama, Hiroshi Tanimoto, Takahiro
Tasai, Yoshihiro Yoshida 200
- FA 12.6:** **10GHz Si Bipolar Amplifier and Mixer ICs for Coherent Optical Systems**
Toshiyuki Okamura, Yoshiaki Kuraishi, Oriie Tsuzuki,
Takashi Senba, Chiharu Kurioka 202

Session 13: Static RAMS Continental Ballroom 5-9

- FA 13.1:** **A 1V TFT-Load SRAM Using a Two-Step Word-Voltage Method**
Koichiro Ishibashi, Ko-ichi Takasugi, Toshiaki
Yamanaka, Takashi Hashimoto, Katsuro
Sasaki 206
- FA 13.2:** **A 7ns 140mW 1Mb CMOS SRAM with Current Sense Amplifier**
Katsuro Sasaki, Koichiro Ishibashi, Kiyotsugu Ueda,
Kunihiro Komiyaji, Toshiaki Yamanaka, Naotaka
Hashimoto, Hiroshi Toyoshima, Fumio Kojima,
Akihiro Shimizu 208
- FA 13.3:** **A 9ns 4Mb BiCMOS SRAM with 3.3V Operation**
Hatsuhiro Kato, Azuma Suzuki, Takahiro Hamano,
Tomohiro Kobayashi, Katsuhiko Sato, Takeo
Nakayama, Hiroshi Gojohbori, Takeo Maeda,
Kiyofumi Ochii 210
- FA13.4:** **A 6ns 4Mb ECL I/O BiCMOS SRAM with LV-TTL Mask Option**
Kazuyuki Nakamura, Takashi Oguri, Takao Atsumo,
Masahide Takada, Atsushi Ikemoto, Hisamitsu
Suzuki, Tadashi Nishigori, Tohru Yamazaki 212
- FA 13.5:** **A 15ns 16Mb CMOS SRAM with Reduced Voltage Amplitude Data Bus**
Masato Matsumiya, Shoichiro Kawashima, Makoto
Sakata, Toru Miyabo, Toru Koga, Kazuo Itabashi,
Kazuhiro Mizutani, Taiji Ema, Kazuhiro Toyoda,
Takashi Yabu, Hiroshi Shimada, Noriyuki Suzuki,
Masahiko Ookura 214

Session 13: Static RAMS Continental Ballroom 5-9

- FA 13.6:** **A 3.3V 12ns 16Mb CMOS SRAM**
Hiroyuki Goto, Hiroaki Ohkubo, Kenji Kondou,
Masayoshi Ohkawa, Hitoshi Mitani, Shin-Ichi
Horiba, Masakazu Soeda, Fumihiko Hayashi,
Yutaro Hachiya, Toshiyuki Shimizu, Manabu Ando,
Zensuke Matsuda 216

Session 14: Communications Imperial Ballroom

- FA 14.1:** **A Single-Chip Telephone Line Interface in BCD Technology**
Pietro Consiglio, Gian Carlo Clerci,
Gian Pietro Vanalli 220
- FA 14.2:** **A Programmable DSP Engine for High-Rate Modems**
Daniel Amrany, Shlomo Gadot, Magid Dimyan .. 222
- FA 14.3:** **A Second-Generation Modem Analog Front-End**
Michel Combe, Louis Tallaron, Serge Ramet,
Christian Fraisse, François Druilhe 224
- FA 14.4** **A 2-Chip 1.5Gb/s Bus-Oriented Serial Link Interface**
Richard Walker, Jieh-Tsong Wu, Cheryl Stout,
Benny Lai, Chu-Sun Yen, Tom Hornak,
Pat Petruno 226
- FA 14.5:** **A 5Gb/s 16x16 Si-Bipolar Crosspoint Switch**
Hyun Shin, James Warnock, Machael Immediato,
Kenneth Chin, Ching-T Chuang, Milton Cribb, David
Heidel, Yuan-C Sun, Nickolas Mazzeo,
Stephen Brodsky 228
- FA 14.6:** **Silicon Bipolar Mixed-Signal Parameterized-Cell Array for Wireless Applications to 4GHz**
Kevin J. Negus, Robert A. Koupal, Dan Millicker,
Craig P. Snapp 230

- Conclusions of ISSCC92 Papers** 232
- Profiles of ISSCC92 Speakers** 296
- ISSCC/IEEE/Council Awards** 300
- Hotel Floor Plans** 312
- ISSCC92 Committees** 316
- ISSCC92 Timetable** Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 13, 14, 15, 1991

1991 IEEE INTERNATIONAL



1991 DIGEST of TECHNICAL PAPERS

VOLUME THIRTY-FOUR

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION, BAY AREA COUNCIL / UNIV. OF PA.

Table of Contents

<p style="text-align: center;">Session 1: Planery Session Continental Ballroom</p> <p>Formal Opening of Conference15</p> <p>WAM 1.1 Microelectronics for Planetary Spacecraft R. Draper 16</p> <p>Award Presentations.....21</p> <p>WAM 1.2 The Future of Notebook Computers S. Hiroe22</p> <p>WAM 1.3 Why We Need Design-for-Testability E. McCluskey26</p> <p style="text-align: center;">Session 2: Low-Temperature Circuits and Special-Purpose Processors Continental Ballroom 1-4</p> <p>WPM 2.1 A 4Mb Low-Temperature DRAM W. Henkels, D. Wen, R. Mohler, R. Franch, T. Bucelot, C. Long, J. Bracchitta, W. Cote, G. Bronner, Y. Taur, R. Dennard30</p> <p>WPM 2.2 A Sub-ns-Clock Cryogenic System for Josephson Computers S. Kotani, A. Inoue, H. Suzuki, S. Hasuo, T. Takenouchi, K. Fukase, F. Miyagawa, S. Yoshida, T. Sano, Y. Kamioka32</p> <p>WPM 2.3 A 360ps 24b Josephson Carry-Select Adder A. Inoue, S. Kotani, T. Imamura, S. Hasuo34</p> <p>WPM 2.4 A Programmable Mixed-Signal ASIC for Power Metering S. Garverick, D. McGrath, R. Baertsch, K Fujino .36</p> <p>WPM 2.5 An Object Position and Orientation IC with Embedded Imager D. Standley, B. Horn38</p> <p>WPM 2.6 A 50MHz 1.5M Transistor ASIC for Biosequence Analysis W. Dettloff, R. Singh, T. White, B. Erickson40</p> <p>WPM 2.7 A 150MHz Direct Digital Frequency Synthesizer in 1.25μm CMOS with -90dBc Spurious Performance H. Nicholas, H. Samuelli42</p>	<p style="text-align: center;">Session 3: High-Speed RAM Continental Ballroom 5-9</p> <p>WPM 3.1 A 21mW 4Mb CMOS SRAM for Battery Operation S. Murakami, K. Fujita, M. Ukita, K. Tsutsumi, Y. Inoue, O. Sakamoto, M. Ashida, Y. Nishimura, Y. Kohno, T. Nishimura, K. Anami46</p> <p>WPM 3.2 A 1.2ns HEMT 64k SRAM M. Suzuki, S. Notomi, M. Ono, N. Kobayashi, E. Mitani, K. Odani, T. Mimura, M. Abe48</p> <p>WPM 3.3 A 2ns Cycle, 4ns-Access 512kb CMOS ECL SRAM T. Chappell, B. Chappell, S. Schuster, J. Allan, S. Klepner, R. Joshi, R. Franch50</p> <p>WPM 3.4 A 10ns 4Mb BiCMOS TTL SRAM H. Shimada, S. Kawashima, M. Matsumiya, N. Suzuki, K. Itabashi, K. Kazio, Y. Miyamoto, M. Kagohashi52</p> <p>WPM 3.5 A 7ns 4Mb BiCMOS SRAM with A Parallel Testing Circuit Y. Okajima, Y. Sato, K. Kurosaki, S. Yamada54</p> <p>WPM 3.6 A 17ns 4Mb BiCMOS DRAM H. Miwa, S. Wada, Y. Yokoyama, M. Nakamura, T. Ohta, T. Maeda, M. Yoshida, H. Miyazawa, M. Akiyama, K. Miyazawa, J. Murata, A. Edoh ...56</p> <p>WPM 3.7 A 17ns 4Mb CMOS DRAM Using a Direct Bit-Line Sensing Technique T. Nagai, K. Numata, M. Ogihara, M. Shimizu, K. Imai, T. Hara, M. Yoshida, Y. Saito, Y. Asao, S. Sawada, S. Fujii58</p> <p style="text-align: center;">Session 4: Oversampling Converters Imperial Ballroom</p> <p>WPM 4.1 A CMOS Fourth-Order 14b 500k Sample/s Sigma-Delta A/D Converter F. Op't Eynde, G. Yin, W. Sansen62</p> <p>WPM 4.2 A CMOS Oversampling A/D Converter with 12b Resolution at Conversion Rates Above 1MHz B. Brandt, B. Wooley64</p> <p>WPM 4.3 A 16b Third-Order Sigma-Delta Modulator with Reduced Sensitivity to Non-Idealities D. Ribner, R. Baertsch, S. Garverick, D. McGrath, J. Krisciunas, T. Fuji66</p>
---	---

Table of Contents

Session 4: Oversampling Converters Imperial Ballroom

WPM 4.4	An 18b 20kHz Dual Sigma-Delta A/D Converter P. Ferguson Jr. A. Ganesan, R. Adams, S. Vincelette, R. Libert, A. Volpe, D. Andreas, A. Charpentier, J. Dattorro 68
WPM 4.5	A Bitstream D/A Converter with 18b Resolution B. Kup, E. Dijkmans, H. Naus, J. Sneep 70
WPM 4.6	An Oversampling Multi-Bit CMOS D/A Converter for Digital Audio with 115dB Dynamic Range M. Schouwenaars, W. Groeneveld, C. Bastiaansen, H. Termeer 72
WPM 4.7	A 16b Oversampling CODEC with Filtering DSP T. Okamoto, Y. Maruyama, K. Hinooka, A. Yukawa 74

Evening Discussion Session Continental Ballroom

WE 1:	Technology Directions for Ultra-High-Speed SRAMs (Continental Ballroom 1-4) 78
WE 2:	Can Testing Keep Up with Near-GHz Digital Circuits? (Continental Ballroom 5) 80
WE 3:	Future Flat-Panel Displays: Circuit and System Implications (Continental Ballroom 6) 82
WE 4:	Issues in High-Speed Clocking (Continental Ballrooms 7-9) 84
WE 5:	The Impending Crisis in Analog Test (Imperial Ballroom) 86

Session 5: Microprocessors Continental Ballroom 1-4

TAM 5.1	A 100MHz CMOS Microprocessor J. Schutz 90
TAM 5.2	A 50 MFLOPS Superpipelined Data-Driven Microprocessor S. Komori, T. Tamura, F. Asai, H. Tsubota, M. Sato, H. Takata, Y. Seguchi, T. Ohno, T. Tokuda, M. Terada 92

Session 5: Microprocessors Continental Ballroom 1-4

TAM 5.3	A 65MHz Floating-Point Coprocessor for a RISC Processor D. Steiss, S. Mangelsdorf, P. Groves, D. Bural, M. Gill, R. Gratias, M. Jassowski, R. Luebs, B. Naas, A. Reynolds, H. Rothermel, W. Walker, T. Wolf ... 94
TAM 5.4	An Intelligent Subprocessor for Hardware Emula- tion with 20MOPS Performance M. Nakamura, T. Sawase, Y. Akao, S. Masamura, M. Hayashi, H. Osuga, Y. Satoh 96
TAM 5.5	A Zero-Overhead Self-Timed 160ns 54b CMOS Divider T. Williams, M. Horowitz 98
TAM 5.6	A 100MIPS 64b Superscalar Microprocessor with DSP Enhancements R. Talmudi, O. Oz, M. Beck, S. Shalem, A. Shacham, A. Mizrahi, Y. Afek 100

Session 6: High-Density DRAM Continental Ballroom 5-9

TAM 6.1	Optimized Redundancy Selection Based on a Failure-Related Yield Model for 64Mb DRAM and Beyond S. Kikuda, H. Miyamoto, S. Mori, M. Niuro, M. Yamada 104
TAM 6.2	A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture K. Kimura, T. Sakata, K. Itoh, T. Kaga, T. Nishida, Y. Kawamoto 106
TAM 6.3	A 64 Mb DRAM with Meshed Power Line and Distributed Sense-Amplifier Driver T. Yamada, Y. Nakata, J. Hasegawa, N. Amano, A. Shibayama, M. Sasago, N. Matsuo, T. Yabu, S. Matsumoto, S. Okada, M. Inoue 108
TAM 6.4	A 45ns 64Mb DRAM with a Merged Match-Line Test Architecture S. Mori, H. Miyamoto, Y. Morooka, S. Kikuda, M. Suwa, M. Kinoshita, A. Hachisuka, H. Arima, M. Yamada, T. Yoshihara, S. Kayano 110
TAM 6.5	A 40ns 64Mb DRAM with a Current-Sensing Data-Bus Amplifier M. Taguchi, H. Tomita, T. Uchida, Y. Oonishi, K. Sato, T. Ema, M. Higashitani, K. Nakagawa, M. Kanazawa, T. Yabu 112

Table of Contents

Session 6: High Density DRAM Continental Ballroom 5-9

TAM 6.6	A 33ns 64Mb DRAM Y. Oowaki, K. Tsuchida, Y. Watanabe, D. Takashima, M. Ohta, H. Nakano, S. Watanabe, A. Nitayama, F. Horiguchi, K. Ohuchi, F. Masuoka, H. Hara 114
----------------	---

Session 7: Communications Imperial Ballroom

TAM 7.1	A Symmetrical Analog Wide-Band Multiplier IC Operating up to 8 Gb/s H-M. Rein, L. Schmidt, K. Wörner 118
TAM 7.2	A Single-Chip VHF and UHF Receiver for Radio Paging G. Luff, R. Youell, J. Wilson, T. Richards, R. Pilaski 120
TAM 7.3	DC-10GHz Mixer and Amplifier GaAs ICs for Coherent Optical Heterodyne Receiver S. Fujita, Y. Imai, Y. Yamane, H. Fushimi 122
TAM 7.4	DC-to-Ku-Band MMIC InP HBT Double-Balanced Active Mixer L. Burns, J. Jensen, W. Stanchina, R. Metzger, Y. Allen 124
TAM 7.5	A 200MHz All-Digital QAM Modulator in 1.2μm CMOS for Digital Radio Applications B. Wong, H. Samueli 126
TAM 7.6	A Base-Band Codec for Digital Cellular Telephony K. Lakshmikummar, D. Green, K. Nagaraj, K-H. Lau, O. Agazzi, J. Barner, R. Shariatdoust, G. Wilson, M. Dwarakanath, J. Ruch, J. Kumar, T. Ali-Vehmas, J. Junkkari, L. Siren, H. Khorramabadi 128

Session 8: Hard-Disk and Data-Communication IC's Continental Ballroom 1-4

TPM 8.1	A 30MHz Trellis Codec Chip for Partial-Response Channels S. Shung, P. Siegel, H. Thapar, R. Karabed 132
TPM 8.2	A 15MHz CMOS Continuous-Time Bessel Filter for Disk Drives J. Khoury 134

Session 8: Hard-Disk and Data Communication IC's Continental Ballroom 1-4

TPM 8.3	A 27MHz Mixed Analog/Digital Magnetic Recording Channel DSP Using Partial-Response Signaling With Maximum-Likelihood Detection T. Schmerbeck, R. Richetta, L. Smith 136
TPM 8.4	A 10GHz GaAs 8b Multiplexer/Demultiplexer Chip Set for the SONET STS-192 System K. Ishida, H. Wakimoto, K. Tomita, Y. Kitaura, T. Suzuki, K. Yoshihara, M. Konno, S. Shimizu, N. Uchitomi 138
TPM 8.5	A 180MHz ASIC for High-Speed Interfaces D. Thompson, T. Gabara, C. Stroud 140
TPM 8.6	A 52MHz and 155MHz Clock-Recovery Phase-Locked Loop L. DeVito, J. Newton, R. Croughwell, J. Bulzacchelli, F. Benkley 142
TPM 8.7	A Monolithic 622Mb/s Clock-Extraction Data Retiming Circuit B. Lai, R. Walker 144

Session 9: High-Performance Logic Continental Ballroom 5-9

TPM 9.1	A 0.5μm 2M-Transistor BipnMOS Channelless Gate Array H. Hara, T. Sakurai, M. Noda, T. Nagamatsu, S. Kobayashi, K. Seta, H. Momose, Y. Niitsu, H. Miyakawa, K. Maeguchi, Y. Watanabe, F. Sano 148
TPM 9.2	Merged BiCMOS: A Device and Circuit Technique Scalable to the Sub-micron Sub-2V Regime P. Raje, R. Ritts, K. Cham, J. Plummer, K. Saraswat 150
TPM 9.3	A 45k HEMT Gate Array with 35ps DCFL and 50ps BDCFL Gates S. Notomi, T. Kondo, Y. Watanabe, M. Kosugi, I. Hanyu, M. Suzuki, A. Kaneko, T. Mimura, M. Abe 152
TPM 9.4	A 15GHz Gate Array Implemented with AlGaAs/ GaAs Heterojunction Bipolar Transistors K. Wang, P. Asbeck, M. Chang, R. Nubling, R. Pierson, N. Sheng, G. Sullivan, J. Yu, D. Chen, D. Clement, T. Tsen, H. Basit, J. George, R. Young 154

Table of Contents

Session 9: High Performance Logic Continental Ballroom 5-9

TPM 9.5	A 15 GHz Monolithic Two-Modulus Prescaler Y. Yamauchi, O. Nakajima, K. Nagata, M. Hirayama	156
TPM 9.6	A Si Bipolar 21GHz 320mW Static Frequency Divider M. Kurisu, Y. Sasayama, M. Ohuchi, A. Sawairi, M. Sugiyama, H. Takemura, T. Tashiro	158
TPM 9.7	A 540MHz 10b Polar-to-Cartesian Converter G. Gielis, R. van de Plassche, J. van Valburg	160

Session 10: High-Speed Acquisition Imperial Ballroom

TPM 10.1	A 14b 250ns Sample and Hold Subsystem with Self-Correction P. Real, D. Mercer	164
TPM 10.2	A 14b-linear 150ns Sample and Hold Amplifier with Low Hold Step F. Moraveji	166
TPM 10.3	A Precision Monolithic Sample-and-Hold for Video Analog-to-Digital Converters M. Chambers, L. Linder	168
TPM 10.4	A Technique for Reducing Differential Nonlinearity Errors in Flash A/D Converters K. Kattmann, J. Barrow	170
TPM 10.5	An 8b 500MHz ADC Y. Gendai, Y. Komatsu, S. Hirase, M. Kawata ...	172
TPM 10.6	A 6b 1GHz Dual-Parallel A/D Converter A. Matsuzawa, S. Nakashima, I. Hidaka, S. Sawada, H. Kodaka, S. Shamada	174
TPM 10.7	A 4GHz 8b Data Acquisition System K. Rush, P. Byrne	176

Session 11: Emerging Circuit Technologies Plaza Ballroom

TPM 11.1	An 11-Million-Transistor Digital Neural Network Execution Engine M. Griffin, G. Tahara, K. Knorpp, R. Pinkham, R. Riley, D. Hammerstrom, E. Means	180
----------	--	-----

Session 11: Emerging Circuit Technologies Plaza Ballroom

TPM 11.2	336-Neuron 28k-Synapse Self-Learning Neural Network Chip with Branch-Neuron-Unit Architecture Y. Arima, K. Mashiko, K. Okada, T. Yamada, A. Maeda, H. Notani, H. Kondoh, S. Kayano	182
TPM 11.3	An Analog Neural Network Processor with Programmable Network Topology B. Boser, E. Sackinger	184
TPM11.4	A CMOS Field-Programmable Analog Array E. Lee, G. Gulak	186
TPM 11.5	Thermal Absolute-Pressure Sensor with On-Chip Digital Front-End Processor C. Mastrangelo, R. Muller	188
TPM 11.6	Quantum Devices for Arithmetic and Logic Operations T. Singh	190
TPM 11.7	A Non-Volatile Analog Storage Device Using EEPROM Technology T. Blyth, S. Khan, R. Simko	192
Evening Discussion Session Continental Ballroom		
TE 6:	Silicon Integrated Systems Below Half Micron (Continental Ballroom 1-4)	196
TE 7:	Technologies for Ultra-Low-Power Memory (Continental Ballroom 5)	198
TE 8:	Impediments to Mixed-Signal IC Development (Continental Ballroom 6)	200
TE 9:	Advanced Systems: ULSI Devices versus High-Density Packaging (Continental Ballroom 7-9)	202
TE 10:	Personal Wireless Communication in the 90's (Imperial Ballroom)	204

Table of Contents

Session 12: Image Sensors and Processors Continental Ballroom 1-4

FAM 12.1	A 1/3-inch 410k Pixel CCD Image Sensor with Feedback Field-Plate Amplifier H. Akimoto, H. Ando, Y. Nakahara, M. Hikiba, H. Ohta	208
FAM 12.2	A 1/3-inch Interline Transfer CCD Image Sensor With a Negative-Feedback 94dB-Dynamic Range Charge Detector Y. Matsunaga, S. Ohsawa	210
FAM 12.3	An FPN-Free 2/3-Inch 1.3M-Pixel CCD Image Sensor for an HDTV Camera System M. Azuma, T. Nobusada, Y. Toyoda, H. Asada, Y. Saito, S. Hayashi, T. Sugaya, T. Otsuki, Y. Fujita, F. Okano, K. Mitani	212
FAM 12.4	A Programmable Image Processor A. Chiang, J. LaFranchise	214
FAM 12.5	A 648x487-Pixel Schottky-Barrier Infrared CCD Image Sensor K. Konuma, S. Tohyama, A. Tanabe, K. Masubuchi, N. Teranishi, T. Saito, T. Muramatsu	216
FAM 12.6	A CCD Video Delay Line with Switched Capacitor Charge-Integrating Amplifier T. Miida, Y. Kudoh, H. Ohshiba, Y. Hasegawa, T. Hagiwara, H. Mutoh	218

Session 13: Special Session on Technology in the USSR Continental Ballroom 5-9

FAM 13.1	A View of Microelectronics in the USSR R. Jaeger, L. Terman, P. Verhofstadt, P. Chatterjee	222
FAM 13.2	Analog ICs Using Space Charge Waves in Two-Valley Semiconductor Films for Microwave Signal Processing A. Kogan, M. Kitayev, G. Korobkov, E. Ryzhova	224
FAM 13.3	4kb nMOS Static NVRAM with Extended 16kb Nonvolatile Memory V. Tjulkin, V. Miloshevsky	226
FAM 13.4	n-Channel 256k and 1M EEPROM A. Nughin, A. Multsev, V. Miloshevsky	228

Session 13: Special Session on Technology in the USSR Continental Ballroom 5-9

FAM 13.5	Automated ASIC Mini-Fab for VLSI I. Berg, S.A. Garyainov, A. Gabsali amov, M. Lurie, E. Morozov, E. Piatyshev, Z. Sheidin	230
----------	---	-----

Session 14: Telecommunication Circuits Imperial Ballroom

FAM 14.1	A Multirate Transceiver IC For Four-Wire Full-Duplex Data Transmission K. Buttle, H. Takatori, C-C. Shih, H. Shafir	234
FAM 14.2	An 8-Channel DSP with Adaptive Balance Filters for Analog Subscriber Lines P-O. Sjöberg, T. Andrej, J. Meyer, G. Eriksson, H. Bergh, H-O. Eriksson, G. Chauvel	236
FAM 14.3	A Monolithic Sigma-Delta A/D and D/A Converter with Filter for Broadband Speech Coding R. Lerch, M. Lamkemeyer, H. Fiedler, W. Bradinal, P. Becker	238
FAM 14.4	A 600Mb/s 16x16 Switching Element Chipset for Broadband ISDN L. Cloetens, F. Van Simaey, P. Barri, P. Guebels, D. Rabaey	240
FAM 14.5	A 400Mb/s 8x8 BiCMOS ATM Switch LSI with 128kb On-Chip Shared Memory S. Tanaka, Y. Shobatake, K. Sakaue, M. Motoyama, S. Takatsuka, M. Ishibe, S. Shimizu, M. Noda, Y. Shimojoh, E. Kamagata, K. Seta, Y. Niitsu, K. Yamaura, H. Momose	242
FAM 14.6	A Scheduling Content-Addressable Memory for ATM Space Division Switch Control M. Akata, S. Karube, T. Sakamoto, T. Saito, S. Wakasugi, S. Yoshida, H. Matsuno, H. Shibata	244

Session 15: Video Signal Processors Continental Ballroom 1-4

FPM 15.1	A Single-Chip Digital PLL System for TV Image Processing K. Kohiyama, H. Takahashi, K. Sugihara	248
FPM 15.2	A Single-Chip Digital Signal Processor for CCD Cameras H. Matsumoto, T. Fukuda, T. Senda, T. Sasaki, H. Sugawara, K. Sato, T. Yamada, A. Taki	250

Table of Contents

Session 15: Video Signal Processors Continental Ballroom 1-4

- FPM 15.3** **A 300MOPS Video Signal Processor With a Parallel Architecture**
T. Minami, H. Yamauchi, Y. Tashiro, R. Kasai,
J. Takahashi, S. Hamaguchi, K. Endo, T. Tajiri ..252
- FPM 15.4** **A 250MHz 16b 1M-Transistor 0.8 μ m BiCMOS Super-High-Speed Video Signal Processor**
J. Goto, K. Ando, T. Inoue, M. Ishida, M. Yamashina,
H. Yamada, T. Enomoto 254
- FPM 15.5** **A 200MFLOPS 100MHz 64b BiCMOS Vector-Pipelined Processor**
F. Okamoto, Y. Hagihara, C. Okubo, Y. Sekine,
K. Nishi, H. Yamada, T. Enomoto 256

Session 16: Non-Volatile and Specialty Memory Continental Ballroom 5-9

- FPM 16.1** **A 60ns 16Mb Flash EEPROM with Program and Erase Sequence Controller**
T. Nakayama, S. Kobayashi, Y. Miyawaki,
Y. Terada, N. Ajika, M. Ohi, H. Arima,
T. Matsukawa, T. Yoshihara 260
- FPM 16.2** **A 62ns 16Mb CMOS EPROM with Address Transition Detection Technique**
N. Ohtsuka, J. Miyamoto, K. Imamiya, N. Tomita,
Y. Iyama, S. Mori, Y. Ohshima, N. Arai, Y. Kaneko,
E. Sakagami, K. Yoshikawa, S. Tanaka 262
- FPM 16.3** **A 29ns 8Mb EPROM with Dual-Reference Column ATD Sensing**
S. Sweha, R. Alexis, G. Canepa, P. Dang, H. Dun,
K. Frary, L. Gee, S. Guliani, P. Hazen, D. Leak,
R. Melcher, C. Park, H. Pon, M. Reitsma,
R. Rozman, P. Saraswat, G. Sery, K. Tedrow,
C. Webber 264
- FPM 16.4** **A 0.5W 64kB Snoopy Cache Memory with Flexible Expandability**
K. Nogami, T. Shirotori, T. Kobayashi, Y. Fujimoto,
Y. Biwaki, H. Nohara, M. Kobayashi, K. Kobayashi,
K. Sawada 266
- FPM 16.5** **A 4Mb Pseudo-SRAM Operating at 2.6 \pm 1V with 3 μ A Data-Retention Current**
K. Sato, T. Kajimoto, H. Kawamoto, K. Kenmizaki,
S. Kubono, T. Mochizuki, H. Aoyagi, M. Kanamitsu,
S. Kunito, S. Sano, A. Ogishima 268

Session 17: Analog Techniques Imperial Ballroom

- FPM 17.1** **A 5k-Ohm 2GHz GaAs Transimpedance Amplifier with a Low-Noise Active Load**
R. Bayruns, T. Laverick, N. Scheinberg, K. Li 272
- FPM 17.2** **A 1MHz 10A Current-Mode DC-to-DC Converter**
T. Szepesi 274
- FPM 17.3** **An Operational Amplifier with 1V Rail-to-Rail Multi-Path-Driven Output Stage**
J. Fonderie, J. Huijsing 276
- FPM 17.4** **A -78dB THD 100-Ohm Differential Driver for ISDN Applications**
G. Nicollini, P. Monguzzi, R. Castello 278
- FPM 17.5** **A Low-Noise Wide-Band Variable-Gain Amplifier Using an Interpolated Ladder Attenuator**
B. Gilbert 280
- ISSCC91 Conclusions of Papers 282
- ISSCC91 Profiles of Speakers, Session Chairman/
Moderators/Committee Members 331
- ISSCC/IEEE/Council Awards 335
- ISSCC91 Floor Plans 349
- ISSCC91 Committees 353
- ISSCC91 Timetable Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 14, 15, 16, 1990

1990 IEEE INTERNATIONAL



1990

DIGEST of TECHNICAL PAPERS

VOLUME THIRTY-THREE

SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL/IEEE SAN FRANCISCO SECTION/BAY AREA COUNCIL/UNIV. OF PA.

Table of Contents

Feb. 14, 1990: 9:00 – 11:45 A.M.

SESSION 1: Plenary Session

Grand Ballroom

Formal Opening of Conference

WAM 1.1: Supercomputers for the Nineties:
Making the Powerful Accessible
S. Nelson 12

Conference Awards 15

JSSC Best Paper Award 15

IEEE Fellow and Field Awards 15

WAM 1.2: The New Joint R&D
W. Ouchi 16

WAM 1.3: The Impact of High-Definition Television
on Solid-State Circuits
F. Vresswijk 20

Feb. 14, 1990: 1:30 – 4:45 P.M.

SESSION 2: Telecommunication Circuits

Continental Ballroom 1-4

WPM 2.1: Mixed Digital/Analog Signal Processing for
a Single-Chip 2B1Q U Interface Transceiver
**R. Batruni, P. Lemaitre, S. Patel,
W. Picken, T. Singh, C. Stacey, C. Tsai,
H. Wilson, H. Wong, J-C. Audrix, J-L. Bernet,
A. Cornette, T. Fensch, M. Le Joll,
Y. Masoyer** 26

WPM 2.2: A Subscriber Line Interface Processor
for Asynchronous Transfer Mode
Switching System
**K. Yamamoto, K. Kihara, K. Yamazaki,
H. Kobayashi** 28

WPM 2.3: A 250Mb/s 32x32 CMOS Crosspoint LSI
for ATM Switching Systems
**M. Akata, S. Karube, T. Sakamoto,
T. Saito, S. Yoshida, M. Ouchi, T. Maeda** 30

WPM 2.4: A CMOS Batcher and Banyan Chip Set
for B-ISDN
W. Marcus, J. Hickey 32

WPM 2.5: A 270Kb/s 35mW Modulator IC for GSM
Cellular Radio Hand-Held Terminals
**D. Sallaerts, D. Rabaey, A. Vanwelsenaers,
M. Rahier** 34

WPM 2.6: A 5V Front-End Chip for a Universal
Voiceband Modem
M. Yeung, P. Cheung, R. Arulanantham 36

Feb. 14, 1990: 1:30 – 5:15 P.M.

SESSION 3: Microprocessors

Continental Ballroom 5-9

WPM 3.2: A 40 MIPS (peak) 64-bit Microprocessor
with One-Clock Physical Cache Load/Store
**J. Miyake, T. Maeda, Y. Nishimichi, J. Katsura,
T. Taniguchi, S. Yamaguchi, H. Edamatsu,
S. Watari, Y. Takagi, K. Tsuji, S. Kuninobu,
D. Duschatko, D. MacGregor** 42

Feb. 14, 1990: 1:30 – 5:15 P.M.

SESSION 3: Microprocessors

Continental Ballroom 5-9

WPM 3.3: A 50MHz Microprocessor with a VLIW
Architecture
J. Labrousse, G. Slavenburg 44

WPM 3.4: An 18ns 56-bit Multiply-Adder Circuit
**R. Montoye, P. Cook, E. Hokenek,
R. Havreluk** 46

WPM 3.5: System, Process and Design Implications
of a Reduced-Supply-Voltage Microprocessor
**R. Allmon, B. Benschneider, M. Callander,
L. Chao, D. Dever, J. Farrell, N. Fitzgerald,
J. Grodstein, S. Hassoun, L. Hudepohl,
D. Kravitz, J. Lundberg, R. Marcello,
S. Marino, J. Pickholtz, R. Preston,
M. Richesson, S. Samudrala, D. Sanders** 48

WPM 3.6: A Mainframe Processor in a CMOS
Technology with 0.5 μ m Channel Length
**H. Schettler, J. Hajdu, K. Getzlaff,
W. Loechlein, C. Starke** 50

WPM 3.7: A 90MHz CMOS RISC CPU Designed for
Sustained Performance
D. Tanksalvala et al. 52

Feb. 14, 1990: 1:30 – 5:15 P.M.

SESSION 4: Nonvolatile and Fast Static Memories

Imperial Ballroom

WPM 4.1: An 85ns 16Mb CMOS EPROM with
Alterable Word Organization
**M. Higuchi, M. Koike, K. Ninomiya,
T. Watanabe, S. Koyama, T. Jinbo,
T. Okazawa** 56

WPM 4.2: A 16ns 1Mb CMOS EPROM
**S. Atsumi, M. Kuriyama, K. Imamiya,
Y. Iyama, N. Matsukawa, K. Narita,
S. Tanaka** 58

WPM 4.3: An 80ns 1Mb Flash Memory with On-Chip
Erase/Erase-Verify Controller
**K. Seki, H. Kume, Y. Ohji, T. Tanaka,
T. Adachi, M. Ushiyama, K. Shimohigashi,
T. Wada, K. Komori, T. Nishimoto,
K. Izawa, T. Hagiwara, Y. Kubota, K. Shoji,
N. Miyamoto, S. Saeki, N. Ogawa** 60

WPM 4.4: A 55ns 4Mb EPROM with 1-Second
Programming Time
**Y. Nakamura, T. Wada, K. Komori,
T. Hagiwara** 62

WPM 4.5: A 35ns 256k CMOS EEPROM with Error
Correcting Circuitry
**R. Vancu, L. Chen, R. Lin Wan, T. Nguyen,
C-Y. Yang, W-P. Lai, K-F. Tang, A. Mihnea,
A. Renninger, G. Smarandoiu** 64

WPM 4.6: A 4ns BiCMOS Translation-Lookaside
Buffer
**L. Tamura, T-S. Yang, D. Wingard,
M. Horowitz, B. Wooley** 66

WPM 4.7: A 3.5ns 1W, ECL Register File
**M. Horowitz, M. Slamowitz, B. Rose,
M. Johnson** 68

Table of Contents

Feb. 14, 1990: 8:00 P.M.

Evening Discussion Sessions
Continental Ballroom

WE 1:	Deep Submicron SRAM Structures and Technologies (Continental Ballroom 1-4)	72
WE 2:	High-Definition Television: Circuit Driver for the 90's? (Continental Ballroom 5)	74
WE 3:	Design Styles for Digital VLSI (Continental Ballroom 6)	76
WE 4:	Chip Realization of Neural Networks (Continental Ballroom 7-9)	78
WE 5:	Architectures and Technologies for High-Speed Op Amps (Imperial Ballroom)	80

Feb. 15, 1990: 9:00 A.M. — 12:15 P.M.

SESSION 6: High-Speed Analog
Continental Ballroom 5-9

TAM 6.2:	A 0.95-1.8GHz GaAs Tuner for Direct Broadcast Satellite-Reception T. Nagashima, K. Ideno, A. Yamamoto, H. Mizukamii, Y. Shigeno	100
TAM 6.3:	A Fully-Integrated HiFi PLL FM-Demodular A. Sempel, H. van Nieuwenburg	102
TAM 6.4:	A 30MHz High-Speed Analog/Digital PLL in 2 μ m CMOS B. Kim, D. Helman, P.R. Gray	104
TAM 6.5:	A Bipolar 1GHz Multi-Decade Monolithic Variable-Frequency Oscillator J-T. Wu	106
TAM 6.6:	A Fast-Settling CMOS Op AMP with 90dB DC Gain and 116MHz Unity-Gain Frequency K. Bult, G. Geelen	108

Feb. 15, 1990: 9:00 A.M. — 12:15 P.M.

SESSION 5: Application-Specific ICs
Continental Ballroom 1-4

TAM 5.1:	A Single-Chip Functional Tester for VLSL Circuits J. Gasbarro, M. Horowitz	84
TAM 5.2:	A Flexible Architecture for High-Density Gate Arrays H. Veendrick, D. van den Elshout, D. Harberts, T. Brand	86
TAM 5.3:	A 300k-Circuit ASIC Logic Family J. Petrovick, R. Taylor, A. Bertolet, A. Chu, T. Harroun, F. Keyser, C. LaMarche, L. Pastel, G. Richardson, B. Worth	88
TAM 5.4:	A 1.2M-Transistor 33MHz 20-bit Dictionary Search Processor for a Machine Translation System M. Motomura, J. Toyoura, K. Hirata, H. Ooka, H. Yamada, T. Enomoto	90
TAM 5.5:	A 200k Gate, 0.8 μ m Mixed CMOS/BiCMOS Sea-of-Gates Y. Enomoto, T. Sasaki, S. Tsutsumi, S. Tone	92
TAM 5.6:	A 100k Gate, ECL Standard-Cell LSI with Layout System H. Tokuda, T. Tanizawa, K. Hirochi, K. Kawauchi, T. Deguchi	94

Feb. 15, 1990: 9:00 A.M. — 12:15 P.M.

SESSION 7: High-Speed Signal Processors
Imperial Ballroom

TAM 7.1:	A 30MHz Mixed Analog/Digital Signal Processor S. Takeuchi, H. Kouno, A. Maeda, K. Okada, N. Yazawa	112
TAM 7.2:	A 100MHz 64-Tap FIR Digital Filter in a 0.8 μ m BiCMOS Gate Array T. Yoshino, H. Davis, A. Shah, P. Yang, R. Jain	114
TAM 7.3:	A 30M Samples/s Programmable Filter Processor C. Golla, F. Nava, F. Cavallotti, A. Cremonesi, P. Piacentini, G. Casagrande	116
TAM 7.4:	A Single-Chip CMOS Analog/Digital Mixed NTSC Decoder M. Ohta, K. Kohiyama, N. Tahara, K. Sugihara, F. Asami, O. Kobayashi, Y. Hino, T. Akiba	118
TAM 7.5:	BiCMOS Circuits for DPCM Coders in HDTV Systems A. Rothermel, W. Esser, B. Hosticka, W. Schardein, G. Troster	120
TAM 7.6:	A 200 MIPS Image Signal Multiprocessor on a Single-Chip M. Maruyama, H. Nakahira, T. Araki, S. Sakiyama, Y. Kitao, K. Aono, H. Yamada	122

Feb. 15, 1990: 9:00 A.M. — 12:15 P.M.

SESSION 6: High-Speed Analog
Continental Ballroom 5-9

TAM 6.1:	An All-Band TV Tuner IC with 10GHz/100V Mixed Analog/Digital Si Bipolar Technology K. Washio, S. Tanaka, T. Okabe, K. Norisue, T. Nagashima, S. Ueda	98
----------	---	----

Feb. 15, 1990: 1:30 — 5:15 P.M.

SESSION 8: Static RAMs
Continental Ballroom 1-4

TPM 8.1:	A 15ns 4Mb CMOS SRAM S. Aizaki, M. Ohkawa, A. Aizaki, Y. Okuyama, I. Sasaki, K. Abe, M. Ando, O. Kudoh	126
----------	---	-----

Table of Contents

Feb. 15, 1990: 1:30 – 5:15 P.M.

SESSION 8: Static RAMs

Continental Ballroom 1-4

TPM 8.2:	A 1 μ A Retention 4Mb SRAM with a Thin-Film-Transistor Load Cell S. Hayakawa, M. Kakumu, A. Aono, H. Takeuchi, K. Sato, K. Noguchi, T. Ohtani, T. Yoshida, T. Nakayama, T. Asami, S. Morita, M. Kinugawa, J. Matsunaga, K. Maeguchi, K. Ochii	128
TPM 8.3:	A 23ns 4Mb CMOS SRAM with 0.5 μ A Standby Current K. Sasaki, K. Ishibashi, T. Yamanaka, K. Shimohigashi, N. Moriwaki, S. Honjo, S. Ikeda, A. Kioke, S. Meguro, O. Minato . .	130
TPM 8.4:	A 20ns 4Mb CMOS SRAM with Hierarchical Word Decoding Architecture T. Hirose, H. Kuriyama, S. Murakami, K. Yuzuriha, T. Mukai, K. Tsutsumi, Y. Nishimura, Y. Kohno, K. Anami	132
TPM 8.5:	An 8ns CMOS 64kx4 and 256kx1 SRAM S. Flannagan, P. Pelley, N. Herr, B. Engles, T-S. Feng, S. Nogle, J. Eagen, R. Dunnigan, L. Day, R. Kung	134
TPM 8.6:	A 6.5ns 1Mb BiCMOS ECL SRAM Y. Maki, S. Kamata, Y. Okajima, T. Yamauchi, H. Fukuma	136
TPM 8.7:	A 5ns 1Mb ECL BiCMOS SRAM M. Takada, K. Nakamura, T. Takeshima, K. Furuta, T. Yamazaki, K. Iamai, S. Ohi, Y. Fukuda, Y. Minato, H. Kimoto	138

Feb. 15, 1990: 1:30 – 5:15 P.M.

SESSION 9: Emerging Circuit Technologies

Continental Ballroom 5-9

TPM 9.1:	A BiCMOS Analog Neural Network with Dynamically Updated Weights T. Morishita, Y. Tamura, T. Otsuki	142
TPM 9.2:	A Reconfigurable CMOS Neural Network H. Graf, D. Henderson	144
TPM 9.3:	A Programmable CCD Signal Processor A. Chiang, R. Mountain, J. Reinold, J. LaFranchise, J. Gregory, G. Lincoln	146
TPM 9.4:	A 1 GOPS 8b Josephson Digital Signal Processor S. Kotani, A. Inoue, T. Imamura, S. Hasuo . .	148
TPM 9.5:	A Fully-Asynchronous Digital Signal Processor using Self-Timed Circuits G. Jacobs, R. Brodersen	150
TPM 9.6:	Enhanced Emitter-Coupled Logic J. Price	152
TPM 9.7:	Fine-Pitch High-Density PGA Package S. Harada, M. Sugimoto, H. Matsuki, Y. Sumi, S. Ueno, S. Murakami	154

Feb. 15, 1990: 1:30 – 5:15 P.M.

SESSION 10: Analog-to-Digital Converters

Imperial Ballroom

TPM 10.1:	A 10b 15MHz Recycling Two-Step A/D Converter B-S. Song, M. Tompsett	158
-----------	---	-----

Feb. 15, 1990: 1:30 – 5:15 P.M.

SESSION 10: Analog-to-Digital Converters

Imperial Ballroom

TPM 10.2:	A Wideband 10b 20MHz Pipelined ADC using Current-Mode Signals D. Robertson, P. Real, C. Mangelsdorf	160
TPM 10.3:	A 10b 30MHz Two-Step Parallel BiCMOS ADC with Internal S/H A. Matsuzawa, M. Kagawa, M. Kanoh, K. Tatehara, T. Yamaoka, K. Shimizu	162
TPM 10.4:	A 10b 75MHz Subranging A/D Converter B. Zojer, B. Astegher, H. Jessner, R. Petschacher	164
TPM 10.5:	A 5V, 16b 10 μ sec Differential CMOS ADC K. Tan, S. Kiriaki, M. deWit, J. Fattarusio, F. Tsay, W. Matthews, R. Hester	166
TPM 10.6:	An 18b 10 μ s Self-Calibrating ADC G. Miller, M. Timko, H-S. Lee, E. Nestler, M. Mueck, P. Ferguson	168
TPM 10.7:	A 20b Delta-Sigma A/D Converter B. Del Signore, D. Kerth, N. Sooch, E. Swanson	170

Feb. 15, 1990: 8:00 P.M.

Evening Discussion Sessions

Continental Ballroom

TE 6:	Future DRAM Design and Technology Goals (Continental Ballroom 1-4)	174
TE 7:	Future Billion-Transistor Systems (Continental Ballroom 5)	176
TE 8:	Patents – Good or Bad for Innovation? (Continental Ballroom 6)	178
TE 9:	Broadband ISDN: Technology Challenge (Continental Ballroom 7-9)	180
TE 10:	Oversampled Data Converters: The A/D for the 90's? (Imperial Ballroom)	182

Feb. 16, 1990: 9:00 – 11:45 A.M.

SESSION 11: High-Speed Communication ICs

Continental Ballroom 1-4

FAM 11.1:	A Gigahertz Cryogenic HEMT Pseudorandom Number Generator Chip Set Y. Asada, N. Kobayashi, T. Hayashi, M. Suzuki, N. Hidaka, K. Odani, K. Kondo, T. Mimura, M. Abe	186
FAM 11.2:	A 100Gb/s Decision Circuit using AlGaAs/GaAs HBT Technology H. Ichino, N. Ishihara, Y. Yamauchi, O. Nakajima, K. Nagata, A. Iwata	188
FAM 11.3:	Deleted	
FAM 11.4:	A GaAs 1.5Gb/s Clock Recovery and Data Retiming Circuit P. Wallace, R. Bayruns, J. Smith, T. Laverick, R. Shuster	192
FAM 11.5:	A Monolithic CMOS 10MHz DPLL for Burst-Mode Data J. Sonntag, R. Leonowich	194

Table of Contents

Feb. 16, 1990: 9:00 A.M. — 12:15 P.M.
SESSION 12: D/A Converters and Filters
 Continental Ballroom 5-9

FAM 12.1:	An 8b, 800MHz, D/A Converter K. Nojima, M. Yano, M. Kawata	198
FAM 12.2:	A 50MHz 10b CMOS D/A Converter with 75-Ohm Buffer M. Pelgrom	200
FAM 12.3:	A Complete 18b Audio D/A Converter P. Baginski, P. Brokaw, S. Wurcer	202
FAM 12.4:	A BiCMOS Analog Adaptive Filter J. Fichtel, B. Hosticka, P. Sieber	204
FAM 12.5:	A CMOS Switched-Current Filter Technique T. Fiez, D. Allstot	206
FAM 12.6:	A 5V 7th-Order Elliptic Analog Filter for Digital Video Applications V. Gopinathan, Y. Tsvividis, K-S. Tan, R. Hester	208

Feb. 16, 1990: 9:00 A.M. — 12:15 P.M.
SESSION 13: Image Sensors, Processors, and Displays
 Imperial Ballroom

FAM 13.1:	A 250,000 Pixel Image Sensor with FET at Each Pixel for High-Speed Television Camera F. Andoh, K. Taketoshi, J. Yamazaki, M. Sugawara, Y. Fujita, K. Mitani, Y. Matuzawa, K. Miyata, S. Araki	212
FAM 13.2:	A 2 Million-Pixel FIT CCD Image Sensor for HDTV Camera System K. Yonemoto, T. Iizuka, S. Nakamura, K. Harada, K. Wada, M. Negishi, H. Yamada, T. Tsunakawa, K. Sinohara, T. Ishimaru, Y. Kamide, T. Yamasei, M. Yamagishi	214
FAM 13.3:	An Analog CMOS Network for Gaussian Convolution with Embedded Image Sensing H. Kobayashi, J. White, A. Abidi	216
FAM 13.4:	A Full Fill-Factor CCD Image with Integrated Signal Processors W. Yang, A. Chiang	218
FAM 13.5:	A 5x9-Inch Polysilicon Gray-Scale Color Head Down Display Chip S. Lee, R. Stewart, A. Ipri, S. Lipp	220
FAM 13.6:	Circuit Design and Performance for Large-Area Electronics A. Lewis, R. Bruce	222

Feb. 16, 1990: 1:30 — 3:30 P.M.
SESSION 14: DRAM and Embedded Memory
 Continental Ballroom 1-4

FPM 14.1:	A 5ns 369kb Port-Configurable Embedded SRAM with 0.5 μ m CMOS Gate Array K. Sawada, T. Takayanagi, K. Nogami, M. Takahashi, M. Uchida, Y. Itoh, S. Kobayashi, M. Noda, F. Matsuoka, H. Oyamatsu, M. Kakumu, K. Maeguchi, T. Iizuka	226
FPM 14.2:	A 4Mb Block/Vector Addressable Three-Dimensional Bit Map Memory J. Ogawa, Y. Masuda, K. Kobayashi, T. Nishi	228

Feb. 16, 1990: 1:30 — 3:30 P.M.
SESSION 14: DRAM and Embedded Memory
 Continental Ballroom 1-4

FPM 14.3:	A 38ns 4Mb DRAM with a Battery Back-Up Mode Y. Konishi, K. Dosaka, T. Komatsu, Y. Inoue, M. Kumanoya, Y. Tobita, H. Genjyo, M. Nagatomo, T. Yoshihara	230
FPM 14.4:	A 50ns 16Mb DRAM with a 10ns Data Rate H. Kalter, J. Barth, J. Dilonenzo, C. Drake, J. Fifield, W. Hovis, G. Kelley, S. Lewis, J. Nickel, C. Stapper, J. Yankosky	232

Feb. 16, 1990: 1:30 — 3:30 P.M.
SESSION 15: Innovative Circuit Designs
 Continental Ballroom 5-9

FPM 15.1:	Level-Shifted and Voltage-Reduced 0.5 μ m BiCMOS Circuits C-L. Chen	236
FPM 15.2:	A Voltage Reduction-Technique for Rotary Operated Digital Systems P. Macken, M. Degrauwe, M. Van Paemel, H. Oguey	238
FPM 15.3:	Hall Cell Geartooth Sensor with 15 Gauss Sensitivity J. Close, L. DeVito, D. Quinn	240
FPM 15.4:	A P-Well GaAs MESFET Technology for Mixed-Mode Applications P. Canfield, D. Allstot	242

Feb. 16, 1990: 1:30 — 3:30 P.M.
SESSION 16: Analog Power ICs
 Imperial Ballroom

FPM 16.1:	A Fully-Protected DMOS/Bipolar Quad 1A High-Side Switch S. Hobrecht	246
FPM 16.2:	A 10A Automotive High-Side Switch K. Buss, L. Latham, M. Manternach, B. Shear, D. Mosher, D. Agiman, S. Kwan, D. Cotton	248
FPM 16.3:	A Low-Voltage Micro-Power 1A Switching Regulator S. Pietkiewicz	250
FPM 16.4:	A 6A Switch-Mode Solenoid Driver with Diagnostics A. Marshall, E. Campos, K. Buss	252

ISSCC 90 Conclusion of Papers	254
ISSCC 90 Profiles of Speakers, Session Chairman/ Moderators/Committee Members	309
ISSCC/IEEE/Council Awards	313
ISSCC 90 Floor Plans	327
ISSCC 90 Committees	331
ISSCC 90 Registration/Session/Panel/Function Interview Timetable	Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 15-16-17, 1989

1989 IEEE INTERNATIONAL



SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL/IEEE NEW YORK SECTION/UNIVERSITY OF PENNSYLVANIA

Table of Contents

SESSION 1: Data Converters

West Grand Ballroom

WAM 1.1:	An 8b 40MHz CMOS Subranging ADC with Pipelined Wideband S/H M. Ishikawa, T. Tsukahara	12
WAM 1.2:	A CMOS 40MHz 105mW 2-Step ADC N. Fukushima, T. Yamada, N. Kumazawa, Y. Hasegawa, M. Soneda	14
WAM 1.3:	A Multistep ADC Family with Efficient Architecture S. Chin, M.K. Mayes, R. Filippi	16
WAM 1.4:	A 12b 500ns Subranging ADC M. Kolluri	18
WAM 1.5:	A 13b 160kHz, Differential ADC S. Ramet	20
WAM 1.6:	A Self Calibration Technique for Monolithic High-Resolution D/A Converters W. Groeneveld, H. Schouwenars, H. Termeer	22

SESSION 2: High-Speed SRAMs

East Grand Ballroom

WAM 2.1:	A 36Kb/2ns RAM with 1KG/100ps Logic Gate Array S. Isomura, A. Uchida, M. Iwabuchi, K. Ogiue, K. Matsumura, T. Nakamura, K. Yamaguchi	26
WAM 2.2:	A 512Kb/5ns BiCMOS RAM with 1KG/150ps Logic Gate Array M. Odaka, K. Nakamura, K. Eno, K. Ogiue, O. Saito, T. Ikeda, M. Hirao, H. Higuchi	28
WAM 2.3:	A 128K 6.5ns Access/5ns Cycle CMOS ECL Static RAM F. Towler, J. Chu, R. Houghton, P. Lane, B.A. Chappell, T.I. Chappell, S.E. Schuster	30
WAM 2.4:	A 3.5ns, 500mW 16Kb BiCMOS ECL RAM M. Suzuki, S. Tachibana, A. Watanabe, S. Shukuri, H. Higuchi, T. Nagano, K. Shimohigashi	32
WAM 2.5:	A 9ns 1Mb CMOS SRAM K. Sasaki, S. Hanamura, K. Ishibashi, T. Yamanaka, N. Hashimoto, T. Nishida, K. Shimohigashi, S. Honjo	34
WAM 2.6:	An 8ns BiCMOS 1Mb ECL SRAM with a Configurable Memory Array Size H. Tran, K. Fung, D. Bell, R. Chapman, M. Harward, T. Suzuki, R. Havemann, R. Eklund, R. Fleck, D. Le, C. Wei, N. Iyengar, M. Rodder, R. Haken, D. Scott	36
WAM 2.7:	An 8ns 1Mb ECL BiCMOS SRAM M. Matsui, H. Momose, N. Urakawa, Y. Urakawa, T. Maeda, A. Suzuki, K. Sato, K. Makita, J. Matsunaga, K. Ochi	38
WAM 2.8:	A 20ns 1Mb CMOS Burst Mode EPROM B. Ashmore, J. Schreck, P. Truong, T. Coffman, M. Andrews	40

SESSION 3: Floating-Point Processors

Trianon Ballroom

WAM 3.1:	A 50MHz 24b Floating Point DSP Y. Shimazu, T. Kengaku, T. Fujiyama, E. Teraoka, T. Ohno, T. Tokuda, O. Tomisawa, S. Tsujimichi	44
----------	--	----

SESSION 3: Floating-Point Processors

Trianon Ballroom

WAM 3.2:	A 40MFLOPS 32b Floating-Point Processor S. Komori, H. Takata, T. Tamura, F. Asai, T. Ohno, O. Tomisawa, T. Yamasaki, K. Shima, H. Nishikawa, H. Terada	46
WAM 3.3:	A 40MHz 64-Bit Floating-Point Coprocessor K. Molnar, C.-Y. Ho, D. Staver, B. Davis, R. Jerdonek	48
WAM 3.4:	A 50MHz Uniformly Pipelined 64b Floating-Point Arithmetic Processor B.J. Benschneider, W.J. Bowhill, E.M. Cooper, M.N. Gavrielov, P.E. Gronowski, V.K. Maheshwari, V. Peng, J.D. Pickholtz, S. Samudrala	50
WAM 3.5:	An 80b, 6.7MFLOPS Floating-Point Processor with Vector/Matrix Instructions T. Nakayama, S. Kojima, H. Harigai, H. Igarashi, K. Tamada, T. Toba	52
WAM 3.6:	A 1,000,000 Transistor Microprocessor L. Kohn, S.-W. Fu	54

SESSION 4: Formal Opening of Conference

Grand Ballroom

Welcoming Remarks: W.D. Pricer	57
In Remembrance of Lewis Winner: J.A.A. Raper	57
ISSCC Conference Awards: W.D. Pricer	57
Solid-State Circuits Council Awards: W.D. Pricer	57
IEEE Awards: E.W. Pugh	57

SESSION 5: Keynote Address

Grand Ballroom

WPM 5.1:	The Conception and Evolution of Digital Audio H. Nakajima	58
----------	---	----

SESSION 6: Amplifiers

West Grand Ballroom

WPM 6.1:	1-Volt Operational Amplifier with Rail-to-Rail Input and Output Ranges J. Fonderie, M.G. Maris, J.H. Huijsing	64
WPM 6.2:	DELETED	
WPM 6.3:	A 10-Bit Video BiCMOS Track-and-Hold Amplifier M. Nayebi, B.A. Wooley	68
WPM 6.4:	A Wideband Class-B Video Output Driver R.A. Blauschild, J. Scotten, R.G. Meyer, L. Burgyan, D. Lineberger	70
WPM 6.5:	A 10GHz Operational Amplifier in GaAs MESFET Technology L.E. Larson, C.S. Chou, D.S. Deakin, W.W. Hooper, J.F. Jensen, M.A. Thompson, M.J. Delaney, L.G. McCray, S.E. Rosenbaum, D.A. Pierson	72

Table of Contents

SESSION 7: Microprocessors

East Grand Ballroom

WPM 7.1:	A 50 MIPS (Peak) 32/64b Microprocessor R. Conrad, R. Devlin, D. Dobberpuhl, B. Gieseke, R. Heye, G. Hoepfner, J. Kowaleski, M. Ladd, M. Montanaro, S. Morris, R. Stamm, H. Tumblin, R. Witek	76
WPM 7.2:	A 64b RISC Microprocessor for a Parallel Computer System K. Kaneko, T. Okamoto, M. Nakajima, Y. Nakakura, S. Gokita, J. Nishikawa, Y. Tanikawa, H. Kadota	78
WPM 7.3:	CMOS Implementation of a 32b Computer R.L. Allmon, W.J. Bowhill, B.J. Benschneider, J.F. Brown, E.M. Cooper, W.H. Durdan, A. Fisher, M.N. Gavrielov, P.E. Gronowski, W.J. Grundmann, W.V. Herrick, D. Kravitz, L.C. Madden, V.K. Maheshwari, R.C. Marcello, G.G. Mills, M. Mittai, V. Peng, J.D. Pickholtz, S. Samudrala, D.E. Sanders, R.E. Stamm, P.J. Starvaski, W.R. Wheeler	80
WPM 7.4:	A 30 MIPS V LCI CPU B.D. Boschma, D.M. Burns, R. Chin, N.S. Fiduccia, C. Hu, M.J. Reed, T.I. Rueth, F.X. Schumacker, V. Sherga	82
WPM 7.5:	A 20 MIPS Sustained 32b CMOS Microprocessor with 64b Data Bus N.P. Jouppi, J.Y.F. Tang, J. Dion	84

SESSION 8: Imagers and Sensors

Trianon Ballroom

WPM 8.1:	Frame Interline Transfer CCD Sensor for HDTV Camera T. Nobusada, M. Azuma, H. Toyoda, T. Kuroda, K. Horii, T. Otsuki, G. Kano	88
WPM 8.2:	A 1/3" Format Image Sensor with Refractory Metal Light Shield for Color Video Applications D.L. Losee, J.C. Cassidy, M. Mehra, E.T. Nelson, B.C. Burkev, G. Geisbuesch, G.A. Hawkins, R.P. Khosia, J.P. Lavine, W.C. McColgin, E.A. Trabka, A.K. Weiss	90
WPM 8.3:	A DSP-Based Watthour Meter M. Negahban, C-S. Chen, B. White, M. Ouellette, W. Germer	92
WPM 8.4:	An Abutable CCD Imager for Visible and X-ray Focal Plane Arrays B. Burke, R. Mountain, D. Harrison, J. Reinold, C. Doherty, G. Ricker, M. Bautz, J. Doty	94
WPM 8.5:	A 310K Pixel Bipolar Imager (BASIS) N. Tanaka, S. Hashimoto, M. Shinohara, S. Sugawa, M. Morishita, S. Matsumoto, Y. Nakamura, T. Ohmi	96

Evening Panel Sessions

WE 1:	Design of 100+ MIPS Processor (West Grand Ballroom)	100
WE 2:	Design Challenges for High-Speed, High-Density SRAMs (East Grand Ballroom)	102
WE 3:	Practical Limits of A/D and D/A Conversion (Trianon Ballroom)	104
WE 4:	Competing Technologies for Nonvolatile Applications (Mercury Ballroom)	106
WE 5:	Future of General Purposes Digital Signal Processors (Sutton North/Center)	108

SESSION 9: High-Speed Digital BiCMOS ICs

West Grand Ballroom

THAM 9.1:	Merged CMOS/Bipolar Current Switch Logic W. Heimsch, R. Krebs, E. Mueller, B. Pfaeffel, K. Ziemann	112
THAM 9.2:	A Single-Ended BiCMOS Sense Circuit for Digital Circuits G.P. Rosseel, M.A. Horowitz, R.W. Dutton, R.L. Cline	114
THAM 9.3:	A BiCMOS Logic Gate with Positive Feedback Y. Nishio, F. Murabayashi, S. Kotoku, A. Watanabe, S. Sukuri, K. Shimohigashi	116
THAM 9.4:	A 76MHz Programmable Logic Sequencer C. Sung, P. Sasaki, R. Leung, Y.M. Chu, K. Le, G. Conner, R. Lane, J.L. deJong, R. Cline	118
THAM 9.5:	BiCMOS Current Source Reference Network for ULSI BiCMOS with ECL Circuitry H.V. Tran, P.K. Fung, D.B. Scott	120
THAM 9.6:	500K Transistor Custom BiCMOS LSI using Automated Macrocell Design H. Yoshimura, S. Horiguchi, K. Takeya, K. Ishikawa, S. Date, S. Muramoto, H. Yoshimo	122
THAM 9.7:	A 70MHz 32b Microprocessor with 1.0µm BiCMOS Macrocell Library T. Hotta, T. Bando, A. Hotta, T. Nakano, S. Iwamoto, S. Adachi	124

SESSION 10: Nonvolatile Memories

East Grand Ballroom

THAM 10.1:	A 16Mb Mask ROM with Programmable Redundancy Y. Naruke, T. Iwase, M. Takizawa, K. Sato, M. Asano, H. Nishimura, T. Mochizuki	128
THAM 10.2:	A 23ns 256K EPROM with Double-Layer Metal and Address Transition Detection D. Hoff, S. Pathak, J. Payne, R. Shirivastava, J. Arreola, C. Norris, S-C. Tsao, B. Prickett, M. Orput	130
THAM 10.3:	A 5V-Only 256Kb CMOS Flash EEPROM S. D'Arrigo, G. Imondi, G. Santin, M. Gill, R. Cleavelin, S. Spagliccia, E. Tommassetti, S. Lin, A. Nguyen, P. Shah, G. Savarese, D. Elroy	132
THAM 10.4:	An Experimental 4Mb CMOS EEPROM with a NAND Structured Cell Y. Itoh, M. Momodomi, R. Shiota, Y. Iwata, R. Nakayama, R. Kirisawa, T. Tanaka, K. Toita, S. Inoue, F. Masuoka	134
THAM 10.5:	120ns 128K x 8b/64K 16b CMOS EEPROMs Y. Terada, K. Kobayashi, T. Nakayama, M. Hayashikoshi, Y. Miyawaki, N. Ajika, H. Arima, T. Matsukawa, T. Yoshihara	136
THAM 10.6:	A 1Mb Flash EEPROM R-A. Cernea, G. Samachisa, C-S. Su, H-F. Tsai, Y-S. Kao, C-Y.M. Wang, U-S. Chen, A. Renninger, T. Wong, J. Brennan, Jr., J. Harines	138
THAM 10.7:	A 90ns 100K Erase/Program Cycle Megabit Flash Memory V.N. Kynett, J. Anderson, G. Atwood, P. Dix, M. Fandrich, O. Jungroth, S. Kao, J.A. Kreifels, S. Lai, H-C. Liou, B. Liu, R. Lodenquai, W-J. Lu, R. Pavloff, D. Tang, G. Twau, J.C. Tzeng, B. Vajdic, G. Verna, S. Wang, S. Wells, M. Winston, L. Yang	140

SESSION 11: Data Communication ICs

Trianon Ballroom

THAM 11.1: A 3Gb/s Bipolar Phase Shifter and AGC Amplifier H.M. Rein, R. Reimann, L. Schmidt	144
THAM 11.2: A GaAs MESFET 16x8 Crosspoint Switch H.M. Park, H.C. Ki	146
THAM 11.3: A Single-Chip Digital Signaling Interface for the DSI Intraoffice Environment J.P. Hein, R.J. Starke	148
THAM 11.4: A 16Mb/s Data Detector and Timing Recovery Circuit for Token Ring LAN J. Scott, R. Starke, R. Ramachandran, D. Pietruszynski, S. Bell, K. McClellan, K. Thompson	150
THAM 11.5: A Rate Adaption Coprocessor for Terminal Adapters and U-interface Modems D.H. Rabaey, H.J. Busschaert, P.R. Reusens, L.M. Verpooten	152
THAM 11.6: A 16 MBPS Adapter Chip for the Token-Ring Local Area Network J.D. Blair, A. Correale, Jr., C. Cranford, D.A. Dombrowski, C.K. Erdelyi, C.R. Hoffman, J.L. Lamphere, K.W. Lang, J.K. Lee, M.M. Mullen, R.R. Norman, S.F. Oakland	154

SESSION 12: Digital Video & Image Processing

West Grand Ballroom

THPM 12.1: A Digital Video Signal Processor for Color Image Sensors L.D. D'Luna, K.A. Parulski, T.J. Kenney, R.H. Hibbard, R.M. Guidash, P.R. Shelley, W. A. Cook, G.W. Brown, T.J. Tredwell	158
THPM 12.2: A CODEC LSI for HDTV Signals T. Oto, K. Kitagaki, T. Takada, K. Shiratori, H. Shiratori, H. Fuji, T. Odaka, H. Sue	160
THPM 12.3: A Realtime Image Processing Chip Set G. Eberhard, H. Groeneveld, O. Schneider, P. Simons	162
THPM 12.4: A 1-GOPS CMOS Programmable Video Signal Processor T. Yamazaki, S. Komuro, I. Kumata, J. Koshiba	164
THPM 12.5: A 200MIPS Single-Chip 1k FET Processor J. Mather, J. O'Brien, B. Holland	166
THPM 12.6: A 50ns Video Signal Processor S. Nakagawa, H. Terane, T. Matsumura, H. Segawa, M. Yoshimoto, H. Shinohara, S. Kato, A. Maeda, Y. Horiba, H. Ohira, Y. Katoh, M. Iwatsuki, K. Tabuchi	168
THPM 12.7: A Single-Chip 16b 25ns Realtime Video/Image Signal Processor K. Kikuchi, Y. Nukada, Y. Aoki, T. Kanou, Y. Endo, T. Nishitani	170
THPM 12.8: 200MHz 16b BiCMOS Signal Processor M. Yamashina, J-I. Goto, F. Okamoto, H. Yamada, T. Horiuchi, K. Nakamura, T. Enomoto	172

SESSION 13: Gate Arrays

East Grand Ballroom

THPM 13.1: A BiCMOS Channelless Masterslice with On-Chip Voltage Converter H. Fukuda, S. Horiguchi, M. Urano, K. Fukami, K. Matsuda, N. Ohwada, H. Akiya	176
THPM 13.2: A 1.4M-Transistor CMOS Gate Array with 4ns RAM T. Takahashi, M. Kawashima, M. Fujita, I. Kobayashi, K. Arai, T. Okabe	178
THPM 13.3: A CMOS Sea-of-Gates Array with Continuous Track Allocation M. Okabe, Y. Okuno, T. Arakawa, I. Tomioka, T. Ohno, T. Noda, M. Hatanaka, Y. Kuramitsu	180
THPM 13.4: A 50K-Gate ECL Array with Substrate Power Supply N. Miyoshi, M. Takaoka, H. Harada, M. Yoshida, K. Suzuki, M. Kokado	182
THPM 13.5: A 209K Transistor ECL Gate Array with RAM H. Satoh, T. Nishimura, M. Tatsuki, A. Ohba, S. Hine, K. Sakae, Y. Kuramitsu	184
THPM 13.6: A High-Speed Gate Array Implementation with AlGaAs/GaAs Heterojunction Bipolar Transistors J.D. George, J.D. Harr, R. Young, G.T. Watanabe, C.J. Anderson, Y.J. Kwark, H.F. Basit, S.S. Fang, K.C. Wang, P.M. Asbeck, M.F. Chang, R. Nubling, G.J. Sullivan, M. McDonald, C. Honaker, T. McDermott	186
THPM 13.7: A GaAs MESFET Macrocell Array M. Ino, M. Togashi, S. Horiguchi, M. Hirayama, H. Kataoka	188

SESSION 14: Analog Processors

Trianon Ballroom

THPM 14.1: A 200MHz CMOS Phase-Locked Loop with Dual Phase Detectors K. Ware, H-S. Lee, C. Sodini	192
THPM 14.2: A GPS Receiver with Synthesized Local Oscillator R.M. Herman, C.H. Mason, H.P. Warren, R.A. Meier	194
THPM 14.3: A Digitally-Controlled 20b Dynamic Range BiCMOS Stereo Audio Processor P. Nuijten, K. Hart	196
THPM 14.4: A 12.5MHz CMOS Continuous Time Bandpass Filter Y-T. Wang, F. Lu, A.A. Abidi	198
THPM 14.5: A Reconfigurable DMOS Chip for An Electronic Typewriter G. Pietrobon, D. Rossi	200
THPM 14.6: Trimming Analog Circuits Using Floating-Gate Analog MOS Memory L.R. Carley	202
THPM 14.7: A Symbolic Simulator for Analog Circuits W. Sansen, G. Gielen, H. Walscharts	204
THPM 14.8: An Integrated 150Vpp, 12kV/ μ s Class AB CRT-Driving Amplifier P.G. Blanke, J.P.M. Verdaasdonk	206

Evening Discussion Sessions
West/East Grand Ballrooms

THE 6:	New Directions in Programmable Logic (West Grand Ballroom)	210
THE 7:	Technology Driver: DRAM, SRAM, or ASIC? (East Grand Ballroom)	212
THE 8:	Analog Standard Cells . . . A Powerful Tool Whose Time Has Come? (Trianon Ballroom)	214
THE 9:	Will Digital Circuits Embrace BiCMOS? (Mercury Ballroom)	216
THE 10:	Computer Networking in the Office/Business Environment (Sutton North/Center)	218

SESSION 15: High-Speed Digital Circuits
West Grand Ballroom

FAM 15.1:	A Si Bipolar 15GHz Static Frequency Divider and 10Gb/s Multiplexer P. Weger, L. Treitinger, A.W. Wieder H-M. Rein	222
FAM 15.2:	A 23ps/2.1mW ECL Gate K-Y. Toh, C-T. Chuang, T-C. Chen, J.D. Warnock, G-P. Li, K. Chin, T.H. Ning	224
FAM 15.3:	A CMOS to 100K ECL Interface Circuit M.E. Pedersen, P.C. Metz	226
FAM 15.4:	Low-Temperature Operation of Silicon Bipolar ECL Circuits J.D. Cressler, D.D. Tang, K.A. Jenkins, G-P. Li	228
FAM 15.5:	A 9ns, Low Standby Power CMOS PLD with a Single-Poly EPROM Cell S.O. Frake, M.W. Knecht, P.J. Cacharelis, M.J. Hart, M.H. Manley, R.J. Zeman, R.S. Ramus	230
FAM 15.6:	A 500MHz 16x16 Complex Multiplier using Self-Aligned Gate Heterostructure FET Technology T. Akinwande, R. MacTaggart, K. Betz, D. Grider, T. Nohava, J. Nohava, T. Lange, D. Tetzlaff, D. Arch	232
FAM 15.7:	A 4b Josephson Data Processor Chip Y. Hatano, H. Mori, H. Yamada, H. Nagsishi, H. Nakane, M. Hirano, U. Kawabe	234

SESSION 16: Dynamic RAMs
East Grand Ballroom

FAM 16.1:	A 1.5V DRAM for Battery-Based Applications M. Aoki, J. Etoh, K. Itoh, S-I. Kimura, Y. Kawamoto	238
FAM 16.2:	200Mb Wafer Memory N. MacDonald, G. Neish, A. Sinclair, F. Baba, T. Tatematsu, K. Hiriwa, K. Miyasaka	240
FAM 16.3:	A 16Kb Ferroelectric Nonvolatile Memory with a Bit Parallel Architecture R.H. Womack, D.E. Tolsch	242
FAM 16.4:	A 60ns 3.3V 16Mb DRAM K. Arimoto, K. Fujishima, Y. Matsuda, T. Oishi, M. Tsukude, W. Wakamiya, S-I. Satoh, M. Yamada, T. Yoshihawa, T. Nakano	244

SESSION 16: Dynamic RAMs
East Grand Ballroom

FAM 16.5:	A 55ns 16Mb DRAM T. Takeshima, M. Takada, H. Koike, H. Watanabe, S. Koshimaru, K. Mitake, W. Kikuchi, T. Tanigawa, T. Murotani, K. Noda, K. Tasaka, K. Yamanaka, K. Akimoto, Y. Numazawa	246
FAM 16.6:	A 45ns 16Mb DRAM with Triple-Well Structure S. Fujii, M. Ogihara, M. Shimizu, M. Yoshida, K. Numata, T. Hara, S. Watanabe, S. Sawada, T. Mizuno, J. Kumagai, S. Yoshikawa, S. Kaki, Y. Saito, H. Aochi, T. Hamamoto, K-I. Toita	248
FAM 16.7:	A 25ns CMOS SRAM with Dynamic Bit Line Loads F. Miyaji, Y. Matsuyama, I. Naiki, H. Takahashi, M. Sasaki, M. Takeda, Y. Sugano, Y. Hagiwara, K. Nishiyama, T. Tsumori, K. Kobayashi, K. Hirano, T. Shimada	250

SESSION 17: Telecommunication ICs
Trianon Ballroom

FAM 17.1:	A Single Chip BiMOS Telephone Set C. Nguyen, P. Consiglio, F. Adduci, G. Vanalli, F. Marti, M. Robbe, J. LeCorres	254
FAM 17.2:	An ANSI Standard ISDN Transceiver Chip Set H. Khorramabadi, O.E. Agazzi, T. Koh, S.S. Haider, J. Anidjar, D.R. Cassidy, S.J. Daubert, C.M. Gerveshi, S.P. Kumar, M. Lalumia, S. Oilo, T.R. Peterson, D.L. Price, P.H. Tracy, R.W. Walden, G.A. Wilson, M.R. Swarakanath, J. Kumar, R.F. Shaw, R.A. Wilson, III, N.L. Gottfried, M.L. Heiskanen, W.R. McDonald, M.S. Ramesh, R.B. Blake, Jr.	256
FAM 17.3:	An ISDN Echo-Cancelling Transceiver Chip Set for 2B1Q-Coded U-Interface Y. Takahashi, M. Takahara, T. Makabe, D. Inami, M. Ohno, F. Nakagawa, T. Koyama, A. Kanemasa, M. Chatani, R. Ikeda	258
FAM 17.4:	2B1Q Transceiver for the ISDN Subscriber Loop R. Koch, R. Niggebaum, D. Vogel	260
FAM 17.5:	A Front-End Processor for Modems K. Yamamoto, O. Yanaga, Y. Okuaki	262
FAM 17.6:	An Acoustic Echo Canceler W. Hsu, F. Chui, D.A. Hodges	264
FAM 17.7:	A Mixed Analog-Digital Secondary Channel FSK Modem C-S. Chen, E. Huang, B.J. White	266
FAM 17.8:	A Single-Chip 2B1Q U-Interface Transceiver R. Colbeck, R. Gervais, G. Hunt, A. Ahdab, C. Kurowski	268

ISSCC 89 Conclusion of Papers	270
ISSCC 89 Profiles of Speakers	367
ISSCC 89 IEEE/Council Awards	373
ISSCC 89 Floor Plans	387
ISSCC 89 Committees	391
ISSCC 89 Registration/Session/Panel/Function/ Interview Timetable	Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 17-18-19, 1988

1988 IEEE INTERNATIONAL



SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL/IEEE SAN FRANCISCO SECTION/BAY AREA COUNCIL/UNIV. OF PA.

Table of Contents

Feb. 17, 1988: 9:00 – 11:45 A.M.

SESSION I: High-Speed Data Recovery
Ballroom 4

WAM 1.1:	A 33Mb/s Data Synchronizing Phase-Locked Loop Circuit D. Llewellyn, M.H. Wong, G.W. Tietz, P.A. Tucci	12
WAM 1.2:	A 45MHz CMOS Phase/Frequency-Locked Loop Timing Recovery Circuit R.H. Leonowich, J.M. Steininger	14
WAM 1.3:	A GaAs Programmable Timer with 125ps Delay-Time Resolution S. Katsu, T. Ueda, M. Kazumura, G. Kano	16
WAM 1.4:	A 4Gb/s Si-Bipolar Chip Set for Optical Repeaters H. Hamano, T. Yamamoto, I. Amemiya, T. Touge, A. Tahara, M. Matsuda	18
WAM 1.5:	A 100KHz-1GHz NMOS Variable-Frequency Oscillator with Analog and Digital Control M. Banu	20
WAM 1.6:	A 250MHz Monolithic Voltage-Controlled Oscillator T-P. Liu, R.G. Meyer	22

Feb. 17, 1988: 9:00 – 11:45 A.M.

SESSION II: High-Speed
Ballroom 5

WAM 2.1:	A 10Mbps Link-Level CMOS Processor with ON CHIP EPROM S. Miki, Y. Nagayama, K. Yasunari, K. Iimura, H. Takahashi, T. Takemura, K. Kawakita, T. Keichou	26
WAM 2.2:	A 30-Mflop 32b CMOS Floating Point Processor P.Y. Lu, A. Jain, J. Kung, P.H. Ang	28
WAM 2.3:	A 40MHz 32b CMOS Microprocessor with Instruction Cache D.K. Lewis, T.J. Wyman, M.J. French, F.S. Boericke II	30
WAM 2.4:	A 150 MOPS GaAs 8-BIT Slice Processor R.V. Gauthier, J. Weissman, B.E. Peterson	32
WAM 2.5:	A 32 BIT RISC Microprocessor in GaAs H12L D.A. Whitmire, V.N. Garcia, S.A. Evans	34
WAM 2.6:	A Pipelined 64 x 64b Iterative Array Multiplier M. Santoro, M. Horowitz	36

Feb. 17, 1988: 9:00 – 11:45 A.M.

SESSION III: CCDs and Sensors
Ballroom 6

WAM 3.1:	A Single-Chip SQUID Magnetometer N. Fujimaki, H. Tamura, T. Imamura, S. Hasuo	40
WAM 3.2:	An Asynchronous Digital Multiplexer for Biotelemetry F.B. Shapiro, J.D. Shott, J.D. Meindl	42
WAM 3.3:	An 835 Kbit Video Serial Memory (VSM) H.J.M. Veendrick, F.A. Steenhof, G. Davids, P. Hartog, E. Holle, K. Lismore, B. Pham, C. van der Sanden, A. Slob, J. Slotboom, G. Streutker, H. van der Veen, W. Wiertsema, A. van Zanten	44
WAM 3.4:	A CMOS-CCD Comb Filter with Dropout Compensation for a VCR Y. Maki, T. Kondo, A. Izumi, I. Masuda, T. Fukuda, T. Narabu	46

Feb. 17, 1988: 9:00 – 11:45 A.M.

SESSION III: CCDs and Sensors
Ballroom 6

WAM 3.5:	A 400K Pixel 1/2 inch Accordion CCD-Imager A.J.P. Theuwissen, J.G.C. Bakker, J.N.G. Cox, A.L. Kokshoorn, P.A.C. van Loon, B.C.J. O'Dwyer, J.M.A.M. Oppers, C.H.L. Weijtens	48
WAM 3.6:	A 2 Million Pixel CCD Imager Overlaid with an Amorphous Silicon Photo-conversion Layer S. Manabe, Y. Matsunaga, M. Iesaka, S. Uya, A. Furukawa, K. Yano, H. Nozaki, Y. Endo, Y. Egawa, Y. Ide, M. Kimura, N. Harada	50

Feb. 17, 1988: 1:30 – 2:00 P.M.

SESSION IV: Formal Opening of Conference
Ballrooms 4-5-6

Welcoming Remarks: W.H. Herndon and W.D. Pricer	53
11988 ISSCC Beatrice Winner Award for Editorial Excellence: W.D. Pricer	53
1987 ISSCC Best Paper Awards: W.D. Pricer	53
1988 Solid-State Council Award: W.D. Pricer	53
1986-87 Journal of Solid-State Circuits Best Paper Award: W.D. Pricer	53
IEEE Fellow and Field Awards	53

Feb. 17, 1988: 2:10 – 2:50 P.M.

SESSION V: Keynote Address
Ballrooms 4-5-6

WPM 5.1: Manufacturing . . . A New Science . . . and the Design Engineer B.L. Crowder	54
--	----

Feb. 17, 1988: 3:20 – 5:30 P.M.

SESSION VI: Integrated Signal-Processing Subsystems
Ballroom 4

WPM 6.1: A Mixed Analog-Digital Chip for a Phased Array Signal Processor S.G. Karr, J-P Hwang, W-T. Lin, P. Jacob, M. Pierce, E. Stokes, G. Forman, C-C. Huang	58
WPM 6.2: A Signal Processor for Voiceband Applications K. Nagai, T. Ito, S. Hagiwara, T. Akazawa, K. Imazawa, Y. Kojima, Y. Hagiwara	60
WPM 6.3: A 27MHz Digital to Analog Video Processor P. Senn, A. Abrial, J.M. Fournier, J. Bouvier, M. Viellard	62
WPM 6.4: A 2µm-CMOS Digital Adaptive Equalizer Chip for QAM Digital Radio Modems S. Meier, E. DeMan, T.G. Noll, U. Loibl, H. Klar	64

Table of Contents

Feb. 17, 1988: 3:20 – 5:30 P.M.

SESSION VII: Gate Arrays

Ballroom 5

48	WPM 7.1: A 20K CMOS Array with 200ps Gate Delay G. Boudon, P. Mollier, J.P. Nuez, F. Wallart	68
	WPM 7.2: 43ps/5.2GHz Bipolar Macrocell Array LSIs M. Suzuki, M. Hirata, S. Konaka	70
	WPM 7.3: A 630K Transistor CMOS Gate Array M. Takechi, T. Takahashi, K. Ikuzaki, A. Yamagiwa, T. Okabe, K. Arai, H. Hara, H. Maejima, K. Kurita	72
50	WPM 7.4: A 640K Transistor Sea of Gates 1.2 μ m HCMOS Technology R. Blumberg, C. Waggoner	74
	WPM 7.5: A CMOS Electrically Configurable Gate Array K. E-Ayat, A.E. Gamal, R. Guo, J. Chang, E. Hamdy, J. McCollum, A. Mohsen	76

Feb. 17, 1988: 3:20 – 5:30 P.M.

SESSION VIII: High-Speed Digital Circuit Techniques

Ballroom 6

53	WPM 8.1: Modeling of Delay and Cross-Talk in Inter-Connects O.E. Akcasu, H. Hingarh, S. Martin, R.A. Kertis	80
53	WPM 8.2: SRAM Access Measurements Using a Picosecond Photoelectron Scanning Electron Microscope J.M. Halbout, P. May, G. Compeau, K.A. Jenkins	82
	WPM 8.3: 570ps, 13mW Josephson 1Kb RAM Y. Wada, S. Nagasawa, I. Ishida, M. Hidaka, H. Tsuge, S. Tahara	84
54	WPM 8.4: A HEMT LSI for a Multi-bit Data Register Y. Watanabe, S. Saito, N. Kabayashi, M. Suzuki, T. Yokoyama, E. Mitani, K. Odani, T. Mimura, M. Abe	86
	WPM 8.5: Ground Bounce Control in CMOS Integrated Circuits T. Gabara, D. Thompson	88

Feb. 17, 1988: 8:00 P.M.

Evening Discussion Sessions

58	WE 1: The Last Important Modem Standard (Ballrooms 1-2-3)	92
60	WE 2: Analog vs. Digital Signal Processing for Video (Ballroom 4)	94
62	WE 3: Can the Cooperative Research and Manu- facturing Programs Prosper (Ballroom 5)	96
	WE 4: The Future of DRAMs (Ballroom 6)	98
64	WE 5: Packaging for High-Speed Systems (Ballrooms 7-8-9)	100

Feb. 18, 1988: 9:00 A.M. – 12:15 P.M.

SESSION IX: Telecommunications Circuits

Ballroom 4

	THAM 9.1: An Analog Front End for 9.6kbps Echo Cancelling Modems R.W. Schalk, E-K. Lam, C-C. Shin, D.E. De la Rosa, F.M. Caster II, K-L. Lee	104
	THAM 9.2: A Four-Channel CMOS Oversampled PCM Voiceband Coder B.H. Leung, R. Neff, P.R. Gray, R.W. Brodersen	106
	THAM 9.3: An ISDN S-Interface Transceiver with Analog Timing Recovery P. Gillingham, D. Kirkey, J. Erkku	108
	THAM 9.4: An Echo Canceller with 6-Channel Capability E-H. A. Kuo, P.P.N. Yang, M.S. Song, K. Shenoi	110
	THAM 9.5: A 146Mb/s Time-Space Switch Chip S.A. Carpenter, D.R. Bearden, H.E. Mussman	112
	THAM 9.6: A 250Mb/s CMOS Crosspoint Switch H.J. Shin, D.A. Hodges	114
	THAM 9.7: A 64 x 17 Non-Blocking Cross Point Switch F.R. Barber, W.E. Werner, P.A. Wilford, T.R. Wik, R.J. Wozniak	116

Feb. 18, 1988: 9:00 A.M. – 12:30 P.M.

SESSION X: Nonvolatile Memories

Ballroom 5

	THAM 10.1: A 90ns 4Mb CMOS EPROM G. Canepa, H. Castro, P. Hazen, S. Lee, M. Holler, S. Sweha, R.K. Wallace	120
	THAM 10.2: A 55ns 64K x 16b CMOS EPROM M. Fukuda, A. Matsuo, N. Nakai, S. Kurogouchi, K. Komori, S. Meguro, K. Nagasawa, K. Uchibori, T. Hagiwara	122
	THAM 10.3: A 1Mb CMOS EPROM with Enhanced Verification D. Novosel, R. Gastaldi, M. Dallabora, G. Casagrande	124
	THAM 10.4: A 50ns CMOS 256K EEPROM T-K. J. Ting, T. Chang, T. Lin, C.S. Jenq, K.L. Naiff	126
	THAM 10.5: A 30ns Fault Tolerant 16K CMOS EEPROM R. Vancu, L. Chen, G. Smarandoiu	128
	THAM 10.6: A Ferroelectric Nonvolatile Memory S.S. Eaton, D.B. Butler, M. Parris, D. Wilson, H. McNeillie	130
	THAM 10.7: An In-System Reprogrammable 256K CMOS Flash Memory V.N. Kynett, A. Baker, M. Fandrich, G. Hoekstra, O. Jungroth, J. Kreifels, S. Wells	132
	THAM 10.8: A 256Kb ECL RAM with Redundancy I. Fukushi, Y. Okajima, Y. Maki, Y. Ishii, O. Nomura, K. Toyoda, T. Yamauchi, H. Fukuma	134

Table of Contents

Feb. 18, 1988: 9:00 A.M. — 12:15 P.M.

SESSION XI: High-Speed Logic

Ballroom 6

THAM 11.1: A 2GHz CMOS Dual-Modulus Prescaler IC H. Cong, J.M. Andrews, D.M. Boulin, S.C. Fang, S.J. Hillenius, J.A. Michejda . . .	138
THAM 11.2: A 3.1ns 32b CMOS Adder in Multiple Output Domino Logic I.S. Hwang, A.L. Fisher	140
THAM 11.3: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization M.G. Johnson, E.L. Hudson	142
THAM 11.4: A 50MHz CMOS Programmable Logic Device J. Pathak, D. Vider, S. Douglass, J. Arreola, S. Mehta	144
THAM 11.5: A 9ns Electrically Erasable CMOS Programmable Logic Device S.H. Bowden, R.D. Darling, G.R. Josephson, D.L. Rutledge	146
THAM 11.6: A Cryptography Processor P. Gallay, E. Depret	148
THAM 11.7: A Josephson 4b Microprocessor S. Kotani, N. Fujimaki, T. Imamura, S. Hasuo	150
THAM 11.8: A 33 MFLOPS Floating-Point Processor using Redundant Binary Representation H. Edamatsu, T. Taniguchi, T. Nishiyama, S. Kuninobu	152

Feb. 18, 1988: 1:30 — 5:00 P.M.

SESSION XII: Video and Graphics Signal Processors

Ballroom 4

THPM 12.1: A 20ns CMOS DSP Core for Video-Signal Processing T. Baji, H. Kojima, S. Ohba, T. Hayashida, K. Kaneko, Y. Hagiwara	156
THPM 12.2: A Parallel Image Processor Chip J.P. Norsworthy, D.M. Pfeiffer, M.K. Corry, J.A. Thompson	158
THPM 12.3: A 40M Pixel/s Bit Boundary Block Transfer Graphics Processor S. Tanaka, N. Kai, Y. Miyazawa, M. Nagamatsu, Y. Asahi, M. Sumi	160
THPM 12.4: A 50MHz CMOS Geometrical Mapping Processor H. Yoshimura	162
THPM 12.5: 10MHz ICs for Graphics Processing Designed on a Silicon Compiler C.-Y. Chin, G. Buchner, T. Chang, M. Hartman, C.-Y. Ho, J. Jasica, D. Orton, W. Smith	164
THPM 12.6: A Hidden Surface Processor for 3-Dimension Graphics T. Nishizawa, T. Ohgi, K. Nagatomi, H. Kamiyama, K. Maenobu, M. Fujiwara . . .	166
THPM 12.7: A 32b 3-D Graphic Processor Chip with 10M Pixels/s Gouraud Shading M. Ohhashi, N. Ikumi, S. Itoh, Y. Bandai, K. Suda	168
THPM 12.8: Automatic Layout of Switched-Capacitor Filters for Custom Applications H. Yaghtiel, S. Shen, A. Sangiovanni-Vincentelli, P.R. Gray	170

Feb. 18, 1988: 1:30 — 5:00 P.M.

SESSION XIII: Static RAMs

Ballroom 5

THPM 13.1: A 15ns 1Mb CMOS SRAM K. Sasaki, S. Hanamura, K. Ueda, T. Oono, O. Minato, K. Nishimura, Y. Sakai, S. Meguro, M. Tsunematsu, T. Masuhara, M. Kubotera, H. Toyoshima	174
THPM 13.2: An 18ns 1Mb CMOS SRAM H. Shimada, Y. Tange, K. Tanimoto, M. Shiraiishi, N. Suzuki, T. Nomura	176
THPM 13.3: A 25ns Low-Power Full-CMOS 1M (128K8) SRAM F. List, S. Bell, S. Chu, J. Dikken, C. Hartgring, J. Raemaekers, B. Walsh, R. Salters	178
THPM 13.4: An Experimental 1Mb CMOS SRAM with Configurable Organization and Operation H. Lee, B. El-Kareh, R. Glaker, G. Gravenities, R. Lipa, J. Maslack, J. Pessetto, W. Pokorny, M. Roberge, T. Williams, H. Zeleir K. Beilstein	180
THPM 13.5: A 16ns 256K x 1 CMOS SRAM S. Flannagan, S. Nogle, A. Faber, N. Herr, R. Mauntel, B. Engles, R. Kung	182
THPM 13.6: An 8ns 256K BiCMOS RAM N. Tamba, S. Miyaoka, M. Odaka, K. Ogiue, K. Yamada, T. Ikeda, M. Hirao, H. Higuchi, H. Uchida	184
THPM 13.7: A 12ns 256K BiCMOS SRAM R.A. Kertis, D.D. Smith, T.L. Bowman . . .	186
THPM 13.8: An 8ns Battery Back-Up Submicron BiCMOS 256K ECL SRAM H.V. Tran, D.B. Scott, P.K. Fung, R.H. Havemann, R.E. Eklund, T.E. Ham, R.A. Haken, A. Shah	188

Feb. 18, 1988: 1:30 — 5:00 P.M.

SESSION XIV: Analog Techniques

Ballroom 6

THPM 14.1: A 30A 30V DMOS Motor Controller and Driver S. Storti, F. Consiglieri	192
THPM 14.2: A 10ppm Resolution Interface Circuit for a Position Transducer L.M. DeVito	194
THPM 14.3: A 26dB Wideband Matched GaAs MESFET Amplifier W.T. Colleran and A.A. Abidi	196
THPM 14.4: An Algorithmic 15b CMOS Digital-to-Analog Converter M.J.M. Pelegrom, M. Roorda	198
THPM 14.5: A Low-Power Stereo 16b CMOS D/A Converter for Digital Audio H. Schouwenaars, W. Groeneveld, H. Termeer	200
THPM 14.6: An 18b Oversampling A/D Converter for Digital Audio K. Matsumoto, E. Ishii, K. Yoshitake, K. Amano, R.W. Adams	202
THPM 14.7: A Redundant Self-Calibrating 16b CMOS A/D Converter D. Draxelmayr	204

Table of Contents

Feb. 18, 1988: 8:00 P.M.

Evening Discussion Sessions

174	THE 6:	Futura Prospects for Computer-Aided Design for ICs (Ballrooms 1-2-3)	208
176	THE 7:	GaAs Si for High-Speed Analog ICs (Ballroom 4)	210
178	THE 8:	Problems in Implementation of Neural Networks (Ballroom 5)	212
180	THE 9:	Nonvolatility: Semiconductor vs. Magnetic (Ballroom 6)	214
182	THE 10:	Systems Design Tools to Support DSP (Ballrooms 7-8-9)	216

Feb. 19, 1988: 9:00 A.M. — 12:15 P.M.

SESSION XV: A/D Conversion

Ballroom 4

184	FAM 15.1:	An 8b 20MHz CMOS Half-Flash A/D Converter T. Matsuura, E. Imaizumi, T. Tsukada, S. Ohba, H. Sato, S. Ueda	220
186	FAM 15.2:	An 8b 100MHz Folding ADC with 50MHz Effective Resolution Bandwidth R. van de Plassche, P. Baltus	222
188	FAM 15.3:	A 10b 20MHz Two-Step Parallel ADC with Internal S/H T. Shimizu, M. Hotta, K. Maio, S. Ueda	224
192	FAM 15.4:	A 12b 1MHz Capacitor Error Averaging Pipelined A/D Converter B-S. Song, M.F. Tompsett	226
194	FAM 15.5:	A 250 ks/s 13b Pipelined A/D Converter S. Sutarja, P.R. Gray	228
196	FAM 15.6:	A 14b, 10 μ s Subranging A/D Converter with S/H J. Fernandes, S.T. Lewis, A.M. Mallinson, G.A. Miller	230
198	FAM 15.7:	Si Bipolar 2 Gbps 6b Flash A/D Conversion LSI T. Wakimoto, Y. Akazawa, S. Konaka	232

Feb. 19, 1988: 9:00 A.M. — 12:15 P.M.

SESSION XVI: Dynamic Memory

Ballroom 5

200	FAM 16.1:	A 128K x 70MHz Video RAM with Auto Register Reload R. Pinkham, D. Russell, A. Balistreri, T. Nguyen, T. Herndon, D. Anderson, A. Mehta, H. Sakurai, S. Hatakoshi, A. Guillemaud	236
202	FAM 16.2:	A Twisted Bit Line Technique for Multi-Mb DRAMs T. Yoshihara, H. Hidaka, Y. Matsuda, K. Fujishima	238
204	FAM 16.3:	A 20ns 512Kb DRAM with 83MHz Page Operation N.C.C. Lu, H. Chao, W. Hwang, W. Henkels, T. Rajeevakumar, H. Hanafi, L. Terman, R. Franch	240
206	FAM 16.4:	An 11ns 8K x 18 CMOS Static RAM R.D. Adams, D.T. Wong, J.J. Covino, A. Davis, B.F. DeLuca, T.L. Frederick, G.M. Lattimore, L.A. Patrick, R.E. Purvee, T.W. Whitcomb, R. Young	242
208	FAM 16.5:	A 60ns Hot Electron Resistant 4M DRAM with FOBIC Trench Cell J. Harter, W. Pribyl, M. Bahring, A. Lill, H. Mattes, W. Muller, L. Risch, E. Sommer, R. Strunz, W. Weber, K. Hoffman	244

Feb. 19, 1988: 9:00 A.M. — 12:15 P.M.

SESSION XVI: Dynamic Memory

Ballroom 5

210	FAM 16.6:	A 16Mb DRAM with an Open Bit-Line Architecture M. Inoue, H. Kotani, T. Yamada, H. Yamauchi, A. Fujiwara, J. Matsushima, H. Akamatsu, M. Fukumoto, M. Kubota, I. Nakao, N. Aoi, G. Fuse, S. Ogawa, S. Odanaka, A. Ueno, H. Yamamoto	246
212	FAM 16.7:	An Experimental 16Mb CMOS DRAM Chip with a 100MHz Serial Read/Write Mode S. Watanabe, Y. Itoh, K. Sakui, K. Numata, Y. Oowaki, T. Fuse, T. Kobayashi, K. Tsuchida, M. Chiba, T. Hara, M. Ohta, F. Horiguchi, K. Ohuchi, F. Masuoka	248
214	FAM 16.8:	An Experimental 16Mb DRAM with Transposed Data-Line Structure M. Aoki, Y. Nakagome, M. Horiguchi, H. Tanaka, S. Ikenaga, J. Etoh, Y. Kawamoto, S. Kimura, E. Takeda, H. Sunami, K. Itoh	250
216	FAM 16.9:	A 14ns 1Mb CMOS SRAM with Variable Bit-Organization Features T. Wada, K. Anami, Y. Kawai, K. Yuzuriha, Y. Kohno, T. Matsukawa, S. Kayano	252

Feb. 19, 1988: 9:00 A.M. — 12:15 P.M.

SESSION XVII: Application Specific IC Design

and Interface Circuits

Ballroom 6

220	FAM 17.1:	Low-Power Monolithic Data-Acquisition System W. Sansen, M. Steyaert, K. Halonen	256
222	FAM 17.2:	Design of a CMOS Second-Order Sigma-Delta Modulator B.E. Boser, B.A. Wooley	258
224	FAM 17.3:	A Device Level Auto Place and Wire Methodology for Analog and Digital Masterslices J. Trnka, R. Hedman, G. Koehler, K. Ladin	260
226	FAM 17.4:	Circuit Simulation of Power ICs D.J. Giannopoulos, J-C. Lin, I.T. Wacyk, J.L. Woo	262
228	FAM 17.5:	A Magnetic Power and Communication Interface for a CMOS Die A.C. Malamy, L.A. Glasser, C.W. Selvidge	264
230	FAM 17.6:	A Thermal Printer Head with CMOS Thin-Film Transistors and Heating Elements Integrated on a Chip Y. Hayashi, H. Hayashi, M. Yagino, T. Endo, M. Negishi, T. Matsushita	266
232	FAM 17.7:	25GHz Static Frequency Dividers in AlInAs-GaNAs HEMT Technology J.F. Jensen, U.K. Mishra, A.S. Brown, R.S. Beaubien, M.A. Thompson, L.M. Jelloian	268
234	FAM 17.8:	A Register Scoreboarding Mechanism G. Hinton, R. Riches, C. Jasper, K. Lai	270

236	ISSCC 88 Conclusion of Papers	274
238	ISSCC 88 Profiles of Speakers, Session Chairmen/ Moderators/Committee Members	403
240	ISSCC/IEEE/Council Awards	408
242	ISSCC 88 Floor Plans	421
244	ISSCC 88 Committees	425
246	ISSCC 88 Registration/Session/Panel/Function Interview Timetable	Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 25-26-27, 1987

1987 IEEE INTERNATIONAL



SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE NEW YORK SECTION / UNIVERSITY OF PENNSYLVANIA

Table of Contents

Wed. Feb. 25, 1987: 9:00–11:45 A.M.

SESSION I: Megabit DRAMs
Grand Ballroom West

WAM 1.1:	A 90ns 4Mb DRAM in a 300mil DIP K. Mashiko, M. Nagatomo, K. Arimoto, Y. Matsuda, K. Furutani, T. Matsukawa, T. Yoshihara, T. Nakano	12
WAM 1.2:	A 4Mb DRAM with Double-Buffer Static-Column Architecture R. Parent, D. Morency, C. Kilmer, D. Tawarson, R. Newhart, J. Kosson, M. Clinton, T. Bronson, D. Plouffe, M. Bus, J. Moorish, E. Thoma, R. Busch, T. Redman	14
WAM 1.3:	A Sense-Signal Doubling Circuit for DRAMs K. Rainer, K. Hoffmann, H. Johann	16
WAM 1.4:	A 65ns CMOS DRAM with a Twisted Driveline Sense Amplifier K. Shimohigashi, K. Kimura, Y. Sakai, H. Tanaka, K. Yagi, M. Ishihara, K. Miyazawa, S. Shimizu, J. Murata	18
WAM 1.5:	4Mb Pseudo/Virtually SRAM S. Yoshioka, Y. Nagatomo, S. Takahashi, S. Miyamoto, M. Uesugi	20
WAM 1.6:	Circuit Technologies for 16Mb DRAMs T. Mano, T. Matsumura, J. Yamada, J. Inoue, S. Nakajima, K. Minegishi, K. Mlura, T. Matsuda, C. Hashimoto, H. Namatsu	22

Wed. Feb. 25, 1987: 9:00–11:45 A.M.

SESSION II: 32b Microprocessors
Grand Ballroom East

WAM 2.1:	A 15MIPS 32b Microprocessor J. Yetter, M. Forsyth, W. Jaffe, D. Tankalvala, J. Wheeler	26
WAM 2.2:	A 32b CMOS Single-Chip RISC Type Processor A. Marston, G. Burroughs, K-C. Chen, A. Desroches, G. Emanson, J. Pau, R. Lee, F. Najmi, A. Peebles, K. Peterson, B. Saperstein, J. Wangunhardjo, A. Wiemann, R. Wu	28
WAM 2.3:	A 32b Microprocessor with On-Chip 2Kbyte Instruction Cache M. Horowitz, J. Hennessy, P. Chow, P. Gulak, J. Aiken, A. Agarwal, C. Chu, S. McFarling, S. Richardson, A. Salz, R. Simon, D. Stark, P. Steenkiste, S. Tjiang, M. Wing	30
WAM 2.4:	A 32b CMOS Microprocessor with On-Chip Instruction and Data Caching and Memory Management D. Archer, D. Deverell, F. Fox, P. Gronowski, A. Jain, M. Leary, A. Olesin, S. Persels, P. Rubinfeld, D. Suchmacher, B. Supnik, T. Thrush	32
WAM 2.5:	A Pipelined 32b Microprocessor with 13Kb of Cache Memory A. Berenbaum, B. Colbry, D. Ditzel, R. Freeman, H. McLellan, M. Shoji, K. O'Connor	34
WAM 2.6:	A CMOS 32b Microprocessor with On-Chip Cache and Transmission Lookahead Buffer H. Kadota, J. Miyake, I. Okabayashi, T. Maeda, T. Okamoto, Y. Takagi, K. Kagawa, W. Ichinohe	36

Wed. Feb. 25, 1987: 9:00–11:45 A.M.

SESSION III: Sampled-Data Analog Circuits
Trianon Ballroom

WAM 3.1:	GaAs Switched-Capacitor Circuits for Video Signal Processing L. Larson, K. Martin, G. Ternes	40
WAM 3.2:	An 8ns Monolithic GaAs Sample and Hold Amplifier R. Bayruns, N. Scheinberg, R. Goyal	42

Wed. Feb. 25, 1987: 9:00–11:45 A.M.

SESSION III: Sampled-Data Analog Circuits
Trianon Ballroom

WAM 3.3:	A CMOS Programmable Self-Calibrating 13b Eight-Channel Analog Interface Processor M. Armstrong, H. Ohara, H. Ngo, C. Rahim, A. Grossman, P. Gray	44
WAM 3.4:	An Oversampling ADC Macrocell with Rail-to-Rail Input Voltage Capability A. Yukawa, K. Nakayama, Y. Kawakami, K. Hinooka, Y. Mizukami	46
WAM 3.5:	A 16b Oversampling A/D Conversion Technology using Triple Integration Noise Shaping Y. Matsuya, K. Uchimura, A. Iwara, T. Kobayashi, M. Ishikawa	48

Wed. Feb. 25, 1987: 9:00–11:45 A.M.

SESSION IV: High-Speed Circuit Technology
Rhinelander South

WAM 4.1:	A 7.4ns CMOS 16x16 Multiplier Y. Oowaki, K. Numata, K. Tsuchiya, K. Tsuda, A. Nitayama, S. Watanabe	52
WAM 4.2:	A 30ns-32b Programmable Arithmetic Operator G. Boudon, P. Mollier, J. Nuez, F. Wallart	54
WAM 4.3:	A 300MHz Bipolar-CMOS Video Shift Register with FIFO P. Yeung, R. Shergill, T. Wang, P. Tucci	56
WAM 4.4:	A 48ps ECL in a Self-Aligned Bipolar Technology K. Washio, T. Nakamura, K. Nakazato, T. Hayashida	58
WAM 4.5:	A 1ns Josephson 16b ALU S. Kotani, N. Fujimaki, T. Imamura, S. Hasuo	60
WAM 4.6:	Two CMOS 0.5 μ m 32b Digital Macros C. Chen, L. Wang, A. Edenfeld, P. Nixon	62

Wed. Feb. 25, 1987: 1:30–1:55 P.M.

SESSION V: Forman Opening of the Conference
Grand Ballroom – East/West

Welcoming Remarks:	R. Baertsch and J.A.A. Raper	65
1987 ISSCC Beatrice Winner Award for Editorial Excellence:	J. Raper	65
1986 ISSCC Best Paper Awards:	R. Baertsch	65
1987 Council Awards:	G. Baldwin	65
1987 IEEE Awards		65

Wed. Feb. 25, 1987: 1:55–2:50 P.M.

SESSION VI: Keynote Address
Grand Ballroom – East/West

WPM 6.1:	IC Design in a Restructured Semiconductor Industry R.W. Brodersen	66
----------	---	----

Wed. Feb. 25, 1987: 3:30–6:00 P.M.

SESSION VII: Nonvolatile Memory
Grand Ballroom West

WPM 7.1:	An 80ns Address-Data Multiplex 1Mb CMOS EPROM M. Yoshida, T. Akaogi, M. Higuchi, K. Shirai, I. Tanaka	70
WPM 7.2:	A 1Mb CMOS EPROM with a 13.5 μ m ² Cell T. Coffman, D. Boyd, D. Dolby, M. Gill, S. Kady, R. Lahiry, S. Lin, D. McEkroy, A. Mitchell, J. Paterson, J. Schreck, P. Shah, F. Takada	72
WPM 7.3:	A 120ns 4Mb CMOS EPROM S. Atsumi, S. Tanaka, S. Saito, N. Ohtsuka, N. Matsukawa, S. Mori, N. Arai, Y. Kaneko, K. Yoshikawa, J. Matsunaga, T. Lizuka	74

Table of Contents

Wed. Feb. 25, 1987: 3:30-6:00 P.M.

SESSION VII: Nonvolatile Memory
Grand Ballroom West

WPM 7.4:	A 128K Flash EEPROM using Double Polysilicon Technology G. Samachisa, C.S. Su, Y.S. Kao, G. Smarandoiu, T. Wong	76
WPM 7.5:	A Million-Cycle CMOS 256K EEPROM D. Cioaca, T. Lin, A. Chan, L. Chen, A. Mihnea	78

Wed. Feb. 25, 1987: 3:20-6:00 P.M.

SESSION VIII: Microprocessors - Design Methodology
Grand Ballroom East

WPM 8.1:	A VLSI 128-Channel Data Link Control P. Chao, G. Cyr, T. Hiller, R. King, R. Wilson	82
WPM 8.2:	A 32b Full Custom CPU J. Hinara, A. Ohtsuka, K. Kaneko, J. Korematsu, K. Nishida, H. Shimoyama, O. Tomisawa	84
WPM 8.3:	A 130K-Gate Mainframe Chip Set K. Ikeda, A. Yamagiwa, K. Ikuzaki, M. Fujita, A. Masaki, M. Asano	86
WPM 8.4:	A Processor Chip Set on a 60K Master Image Chip H. Schettler, G. Koetzle	88
WPM 8.5:	A Modular Design and Test Approach for a Family of VLSI MPUs D. Braune, A. Guerin, J. Labrousse	90

Wed. Feb. 25, 1987: 3:20-6:00 P.M.

SESSION IX: High-Speed ADCs
Trianon Ballroom

WPM 9.1:	An 8b 50MHz Video ADC with Folding and Interpolation Techniques R. van de Grift, M. van der Veen	94
WPM 9.2:	An 8b 350MHz Flash ADC Y. Yoshii, M. Nakamura, K. Hirasawa, A. Kayanuma, K. Asano	96
WPM 9.3:	A 400MSPS 8b Flash AD Conversion LSI Y. Akazawa, A. Iwata, T. Wakimoto, T. Kamato, H. Nakamura, H. Ikawa	98
WPM 9.4:	A 12mW 6b Video Frequency ADC M. Hotta, T. Shimizu, K. Maio, K. Nakazato, S. Ueda	100
WPM 9.5:	A 1GHz 6b ADC System J. Corcoran, K. Poulton, T. Hornak	102

Wed. Feb. 25, 1987: 3:30-6:00 P.M.

SESSION X: Image Sensors and Processing Circuits
Rhineland South

WPM 10.1:	A Line-Address CCD Image Sensor T. Yamada, K. Ikeda, N. Suzuki	106
WPM 10.2:	A 400mm Long Linear X-ray Sensitive Image Sensor J. Sevenhans, C. Claeys, I. Debusschere, G. Declerck	108
WPM 10.3:	A 512x512 Element PtSi Schottky-Barrier Infrared Image Sensor M. Kimata, M. Denda, N. Yutani, S. Iwade, N. Tsubouchi	110
WPM 10.4:	A CMOS-CCD Signal Processor for Skew Compensation H. Miura, I. Masuda, M. Sato	112
WPM 10.5:	A 1.4-Million-Element CCD Image Sensor E. Stevens, T. Lee, D. Nicols, C. Anagnostopoulos, B. Berkeley, W. Chang, T. Kelly, R. Khosia, D. Losee, T. Tredwell	114

Wed. Feb. 25, 1987: 8:00 P.M.

Informal Discussion Sessions

WE 1:	DRAM Cell Structures and Technologies Grand Ballroom West	118
-------	--	-----

Wed. Feb. 25, 1987: 8:00 P.M.

Informal Discussion Sessions

WE 2:	ASIC Architectures for the 90s Grand Ballroom East	120
WE 3:	Next Generation IC Technology for Analog/Digital VLSI Trianon Ballroom	122
WE 4:	Future Trends in Nonvolatile Memories Rhineland South	124
WE 5:	Directions in Smart Power ICs Petit Trianon	126

Thurs. Feb. 26, 1987: 9:00-11:15 A.M.

SESSION XI: Fast SRAMs
Grand Ballroom West

THAM 11.1:	A 5ns Access Time 64Kb ECL RAM T. Awaya, K. Toyoda, O. Nomura, Y. Nakaya, K. Tanaka, H. Sugawara	130
THAM 11.2:	A 7ns/350mW 64K ECL Compatible RAM S. Miyaoka, M. Odaka, K. Ogiue, T. Ikeda, M. Suzuki, H. Higuchi, M. Hirao	132
THAM 11.3:	A 19ns Memory A. Suzuki, S. Yamaguchi, H. Ito, N. Suzuki, T. Yabu	134
THAM 11.4:	A GaAs 1K SRAM with 2ns Cycle Time B. Gabillard, C. Rocher, T. Ducourant, M. Prost	136
THAM 11.5:	A 4K GaAs SRAM with 1ns Access Time H. Tanaka, H. Yamashita, N. Masuda, N. Matsunaga, M. Miyaziki, H. Yanazawa, A. Masaki, N. Hashimoto	138
THAM 11.6:	A 16K GaAs SRAM S. Takano, H. Makino, N. Tanino, M. Noda, K. Nishitani, S. Kayano	140

Thurs. Feb. 26, 1987: 9:00-11:45 A.M.

SESSION XII: Semi-Custom Array Design
Grand Ballroom East

THAM 12.1:	A 64K GaAs Gate Array T. Terada, Y. Ikawa, A. Kameyama, K. Kawakyu, T. Sasaki, Y. Kitaura, K. Ishida, K. Nishihori, N. Toyoda	144
THAM 12.2:	A CMOS Analog and Digital Master Slice LSI S. Masuda, S. Koazumoto, Y. Mizuta, K. Kimura, K. Matsumoto, Y. Kitamura	146
THAM 12.3:	A Sub-Micron CMOS Echo Canceller using a DSP Cell H. Takahashi, S. Fujii, K. Kawauchi, T. Inaba, H. Gambe	148
THAM 12.4:	A 6K Gate Array with Self-Test and Maintenance F. Anderson, R. Brzozwy, S. Metzgar	150
THAM 12.5:	An ECL Gate Array Hardened Against Soft Error M. Okabe, M. Tatsuki, K. Sakae, T. Hirao, Y. Kuramitsu	152

Thurs. Feb. 26, 1987: 9:00-11:45 A.M.

SESSION XIII: Digital Signal Processors
Trianon Ballroom

THAM 13.1:	A 60ns CMOS DSP with On-Chip Instruction Cache C. Caren, B. Benjamin, J. Boddie, M. Fuccio, R. Gadenz, W. Hays, L. McMillan, J. Henry, L. Bays, A. Gupta, J. Klinnikowski, G. Komoriya, L. Rigge, D. Willenbecher, K. Wong	156
THAM 13.2:	A 50ns DSP with Parallel Processing Architecture K. Kaneko, T. Nakagawa, A. Kiuchi, Y. Hagiwara, H. Ueda, H. Matsushima, T. Akazawa, T. Satoh, J. Ishida	158
THAM 13.3:	A Programmable Signal Processor for Array Applications F. Schlereth, J. Irwin, N. Wild, M. French	160

Table of Contents

Thurs. Feb. 26, 1987: 9:00–11:45 A.M.

SESSION XIII: Digital Signal Processors
Trianon Ballroom

THAM 13.4:	A Processor for Graph Search Algorithms S. Gliński, T. Lalumia, D. Cassidy, T. Koh, C. Gerveshi, G. Wilson, J. Kumar	162
THAM 13.5:	Signal Processors for Isolated Word Recognition S. Yamaguchi, H. Shigehara, K. Sato, H. Iseki, H. Sekiguchi, J. Tsunoda, M. Koyama, T. Suzuki, T. Ishikawa	164

Thurs. Feb. 26, 1987: 9:00–11:45 A.M.

SESSION XIV: Wideband Amplifiers
Rhineland South

THAM 14.1:	A Matched Impedance NMOS Amplifier K. Toh, R. Meyer, D. Soo, G. Chin, A. Voshchenkov	168
THAM 14.2:	Single-Chip NMOS AGC Amplifiers for Gb/s Lightwave Systems R. Jindal, E. Hofstatter, O. Mizuhara	170
THAM 14.3:	A 40Gb/s Limiting Amplifier for Optical-Fiber Receivers R. Reimann, H. Rein	172
THAM 14.4:	A Trimable P-Channel JFET Quad Opamp R. Vyne, W. Davis, D. Susak	174
THAM 14.5:	A 500V/ μ s 12b Transimpedance Amplifier W. Palmer, B. Hilton	176

Thurs. Feb. 26, 1987: 1:30–5:00 P.M.

SESSION XV: High-Speed Signal Processors
Grand Ballroom West

THPM 15.1:	A 40MHz Programmable Semi-Systolic Transversal Filter T. Noll, S. Meier	180
THPM 15.2:	A BiCMOS Image Signal Processor with Line Memories Y. Kobayashi, T. Fukushima, S. Miura, M. Kanasaki, K. Hirasawa, K. Asada, J. Ide, K. Yamazaki, Y. Tanihara	182
THPM 15.3:	A Realtime Microprogrammable Video Signal LSI M. Yamashina, T. Enomoto, T. Kunio, I. Tamitani, K. Harasaki, T. Nishitani, M. Sato, K. Kikuchi	184
THPM 15.4:	A Video Signal Processing 20ns 2K x 8 Multi-Functional Memory S. Matsumoto, I. Nakagawa, K. Kondo, N. Kojima, N. Tanimura, S. Ishikawa	186
THPM 15.5:	A 300Mb/s Clock Recovery and Data Retiming System G. Andrews, D. Farley, S. Kravitz, A. Schelling, P. Davis, L. McAfee	188
THPM 15.6:	Parallel Interface ICs for 120Mb/s Fiber Optic Links J. Tani, D. Crandall, J. Corcoran, T. Hornak	190

Thurs. Feb. 26, 1987: 1:30–5:00 P.M.
SESSION XVI: Microprocessors – Special Purpose
Grand Ballroom East

THPM 16.1:	A Microprocessor with 2Kbytes EEPROM for Data Security Applications H. Nakamura, T. Sawase, T. Kihara, K. Matsubara	194
THPM 16.2:	A 256-Element Associative Parallel Processor I. Jalowiecki, R. Lea	196
THPM 16.3:	A VLSI Chip Set for a Massively Parallel Architecture R. Grondalski	198
THPM 16.4:	A 32b LISP Processor K. Watanabe, A. Ishikawa, Y. Yamada, Y. Hibino	200

Thurs. Feb. 26, 1987: 1:30–5:00 P.M.

SESSION XVI: Microprocessors – Special Purpose
Grand Ballroom East

THPM 16.5:	A 553K-Transistor LISP Processor Chip P. Bosshart, C. Hewes, M. Chang, K. Chau, C. Hoac, T. Houston, V. Kalyan, S. Lusky, S. Mahant-Shetti, D. Matzke, K. Ruparel, C. Shaw, T. Sridhar, D. Stark	202
THPM 16.6:	A CMOS Chip Pair for Digital TV S. Suzuki, K. Kawai, K. Muramatsu, T. Makino, S. Saji	204

Thurs. Feb. 26, 1987: 1:30–5:00 P.M.

SESSION XVII: Analog Techniques
Trianon Ballroom

THPM 17.1:	Analog CMOS Filter with Full Digital Programmability D. Vallancourt, Y. Tsvividis	208
THPM 17.2:	A Pipelined 5MHz 9b ADC S. Lewis, P. Gray	210
THPM 17.3:	An Analog Expert Design System M. Degrauwe, O. Nys, E. Vittoz, E. Dijkstra, J. Rijmenants, S. Bitz, C. Csarveny, J. Sanchez	212
THPM 17.4:	A Four-Quadrant MOS Analog Multiplier J. Pena-Finol, J. Connelly	214
THPM 17.5:	VHF-UHF GaAs Monolithic Front End P. Dautriche, V. Pauker, A. Collet, C. Villalon	216
THPM 17.6:	Switched-Capacitor Voltage Converter in Bipolar Technology with 100mA Output Current D. O'Neill	218
THPM 17.7:	A 30MHz Voltage-Controlled Oscillator with 0.17% Linearity M. Wakayama, A. Abidi	220

Thurs. Feb. 26, 1987: 1:30–5:00 P.M.

SESSION XVIII: Test and Packaging
Rhineland South

THPM 18.1:	Multi-Chip Packaging Technology for VLSI-Based Systems H. Levinstein, C. Bartlett, W. Bertram	224
THPM 18.2:	A 7ns 128K Multichip ECL RAM-with- Logic Module M. Iwabuchi, K. Ogiue, K. Nakamura, S. Nakagami, S. Isomura, S. Kuroda, S. Kawashima	226
THPM 18.3:	Layout Methods to Reduce CMOS Stuck-Open Faults and Enhance Testability S. Koeppel	228
THPM 18.4:	Scan Path Testing of a Multichip Computer R. Schuchard, D. Weiss	230
THPM 18.5:	A Single-Chip Functional Tester J. Miyamoto, M. Horowitz	232

Thurs. Feb. 27, 1987: 8:00 P.M.
Informal Discussion Sessions

THE 6:	Digital ICs with Embedded Memory Grand Ballroom West	238
THE 7:	Competing Technologies for High-Speed Digital Systems Grand Ballroom East	240
THE 8:	Trends in Design Automation for Mixed Analog/Digital ASICs Trianon Ballroom	242
THE 9:	Educating Future Chip Designers Rhineland South	244
THE 10:	Technologies for Broadband Networks Petit Trianon	246

Table of Contents

Fri. Feb. 27, 1987: 9:00 A.M.—12:15 P.M.

SESSION XIX: High Density SRAMs
Grand Ballroom West

FAM 19.1:	A 256K CMOS SRAM with Internal Refresh S. Hanamura, O. Minato, T. Masuhara, Y. Sakai, T. Yamanaka, N. Moriwaki, F. Kojima	250
FAM 19.2:	A 256K SRAM with On-Chip Power Supply Conversion A. Roberts, J. Dreibelbis, G. Braceras, J. Gabric, L. Gilbert, R. Goodwin, E. Hedberg, T. Maffitt, L. Meunier, D. Moran, P. Nguyen, D. Reed, R. Reismiller, R. Sasaki	252
FAM 19.3:	A 21ns 32Kx8 CMOS SRAM with a Selectively Pumped P-Well Array K. Wang, M. Bader, P. Voss, V. Soorholtz, R. Mauntei, H. Mendez, R. Kung	254
FAM 19.4:	Modular Embedded Cache Memories for a 32b Pipelined RISC Microprocessor K.J. O'Connor	256
FAM 19.5:	A 35ns 1Mb CMOS SRAM T. Komatsu, N. Okazaki, T. Nishihara, S. Kayama, N. Hoshi, J. Aoyama, T. Shimada	258
FAM 19.6:	A 42ns 1Mb CMOS SRAM O. Minato, T. Sasaki, S. Hongo, K. Ishibashi, Y. Sasaki, N. Moriwaki, K. Nishimura, Y. Sakai, S. Meguro, M. Tsunematsu, T. Masuhara	260
FAM 19.7:	A 34ns 1Mb CMOS SRAM using Triple Poly T. Wada, T. Hirose, H. Shinohara, Y. Kawai, K. Yuzuriha, Y. Kuhno, S. Kayano	262
FAM 19.8:	A 25ns 1Mb CMOS SRAM T. Ohtani, K. Hashimoto, M. Matsui, J. Tsujimoto, H. Iawai, M. Saitoh, H. Shibata, H. Sasaki, M. Isobe, J. Matsunaga, T. Lizuka	264
FAM 19.9:	An 8Kbyte Intelligent Cache Memory T. Watanabe	266

Fri. Feb. 27, 1987: 9:00 A.M.—12:15 P.M.

SESSION XX: Special Purpose Accelerators
Grand Ballroom East

FAM 20.1:	A Pipeline Sorting Chip N. Tsuda, T. Satoh, T. Kawada	270
FAM 20.2:	A Character String Search Processor H. Yamada, M. Hirata, H. Nagai, K. Takahashi	272
FAM 20.3:	A 30-MFLOPS CMOS Single Precision Floating Point Multiply/Accumulate Chip D. Staver, C. Ho, K. Molnar, R. Baertsch	274
FAM 20.4:	A Dynamically Reconfigurable Interconnection Chip C. Chin, W. Lin, J. Hwang, S. Chu, G. Foreman, R. Dunki-Jacobs, S. Karr, J. Mallick, H. Kung, A. Sussman, F. Hau, T. Nishizawa	276
FAM 20.5:	A Two-Million Moves/Sec CMOS Single-Chip Chess Move Generator F. Hsu	278
FAM 20.6:	An Experimental 35ns 1Mb BiCMOS DRAM R. Hori, G. Kitsukawa, Y. Kawajiri, T. Watanabe, T. Kawahara, K. Itoh, Y. Kobayashi, M. Ochayashi, K. Asayama, T. Ikeda, H. Kawamoto	280
FAM 20.7:	A 60ns 4Mb DRAM in a 300mil DIP T. Sumi, T. Taniguchi, M. Kishimoto, H. Hirano, H. Kuriyama, T. Nishimoto, H. Oishi, S. Tetakawa	282
FAM 20.8:	A 70ns 4Mb DRAM in a 300mil DIP using 4-Layer Poly H. Mochihizuki, Y. Kodama, T. Nakano, T. Ema, T. Yabu	284

Fri. Feb. 27, 1987: 9:00 A.M.—12:15 P.M.

SESSION XX: Special Purpose Accelerators
Grand Ballroom East

FAM 20.9:	A 60ns 4Mb CMOS DRAM with Built-in Self-Test T. Ohsawa, T. Furuyama, Y. Watanabe, H. Tanaka, N. Kushiyama, K. Tsuchida, Y. Nagahama, S. Yamano, T. Tanaka, S. Shinozaki, K. Natori	286
-----------	---	-----

Fri. Feb. 27, 1987: 9:00 A.M.—12:15 P.M.

SESSION XXI: Telecommunication ICs
Trianon Ballroom

FAM 21.1:	A 1024-Channel Multifunction Digital Switching IC K. Ikuzaki, M. Shibukawa, M. Fujita, K. Abe, M. Mizukami, Y. Satoh, K. Asano, E. Amada, S. Yoshida	290
FAM 21.2:	A Monolithic Line Interface Circuit for T1 Terminals K. Stern, N. Sooch, D. Knapp, M. Nix	292
FAM 21.3:	A 384Kb/s ISDN Burst Transceiver G. Smolka, G. Weinberger, L. Rademacher, G. Geiger	294
FAM 21.4:	A 160Kb/s Transceiver for Digital Subscriber Loop D. Sallaerts, R. Dierckx, M. Rahier	296
FAM 21.5:	Line and Receiver Interface Circuit for High-Speed Voiceband Modems J. Fischer, D. Marsh, J. Sonntag, J. Plany, J. Lavranchuk, L. Young, D. Ciolini, W. Keasler, A. Ganesan	298
FAM 21.6:	A CMOS Analog Front End for 9600BPS Facsimile Modem C. Shih, K. Lam, K. Lee, R. Schalk	300

Fri. Feb. 27, 1987: 9:00 A.M.—12:15 P.M.

SESSION XXII: VLSI Systems and Architectures
Rhineland South


FAM 22.1:	A CMOS Associative Memory Chip Based on Neural Networks H. Graf, P. Vagvar	304
FAM 22.2:	A 100ns 16-Point CCD Cosine Transform Processor A. Chiang, P. Bennett, B. Kosichi, R. Mountain, G. Lincoln, J. Reinold	306
FAM 22.3:	A System-Level Circuit Model for Multi- and Single-Chip CPUs H. Bakoglu, J. Meindl	308
FAM 22.4:	30MHz Compiled Chip Set for Graphics Computations S. Noujaim, R. Hartley, H. Cline, R. Jerdonek, S. Ludke	310

ISSCC 87 Conclusion of Papers	312
ISSCC 87 Profiles of Speakers, Session Chairmen/ Moderators/Committee Members	443
Technology Commentary	449
IEEE Council Awards	495
ISSCC 87 Award for Editorial Excellence	501
ISSCC Day-Evening Session Awards	503
ISSCC 87 Hotel Floor Plans	511
ISSCC 87 Committees	515
ISSCC 87 Registration/Session/Panel/Function Interview Timetable	Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 19-20-21, 1986

1986 IEEE INTERNATIONAL

1986
DIGEST of
TECHNICAL
PAPERS



SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL/IEEE ORANGE COUNTY SECTION/LA COUNCIL/UNIV. OF PA.

Feb. 19, 1986: 9:00–11:45 A.M.

SESSION I: Analog Techniques
California Pavilion C

WAM 1.1:	A 50fA Input Current Junction Isolated JFET Opamp J.P. Close, L.W. Counts	12
WAM 1.2:	A Bipolar Opamp with a Noise Resistance of less than 50Ω G. Erdi, Y. Caknokhi	14
WAM 1.3:	A Power IC with CMOS Analog Control I. Wacyl, M. Amato, V. Rumenick	16
WAM 1.4:	A Quad CMOS Single-Supply Opamp with Rail-to-Rail Output Swing D.M. Monticelli	18
WAM 1.5:	A 25MHz Thermally-Based RMS-to-DC Converter J.M. Williams, T.L. Longman	20
WAM 1.6:	Monolithic IC Power Switch for Automotive Applications J. Einzinger, L. Leipold, J. Tihanyl, R. Eeber	22

Feb. 19, 1986: 9:00–11:45 A.M.

SESSION II: Microprocessors/Coprocessors
California Pavilion D

WAM 2.1:	A 36/72b CMOS Micro-Mainframe Chip Set D.F. Fier, R.L. Caulk, P.D. Torgerson, D.G. Braid, R.C. Bradley, K.R. LeClair	26
WAM 2.2:	A 32b Single-Chip Microprocessor S. Ong, H.H. Chao, M-Y Tsai, F.W. Shih, J.C.L. Hou, K.W. Lewis, J.Y.F. Tang, C.A. Trempel, R.W. Hadsel, H.N. Yu	28
WAM 2.3:	A Bipolar 32b Processor Chip F. Buckley, S.Y. Chen, J.K. Hilse, M.E. Homan, G.K. Machol, L. Pereira, J. Terry, G.T. Watanabe	30
WAM 2.4:	A 32b Microprocessor for Smalltalk* J.M. Pendelton, S.I. Kong, E.W. Brown, F. Dunlap, C. Marino, D.M. Unger, D.A. Patterson, D.A. Hodges	32
WAM 2.5:	An NMOS 64b Floating-Point Chip Set W.M. McAllister, D. Zuras	34
WAM 2.6:	A 32b CMOS VLSI Microprocessor with On-Chip Virtual Memory Management Y. Yano, J-I. Iwasaki, Y. Sato, T. Iwata, K. Nakagawa, M. Ueda	36

Feb. 19, 1986: 9:00–11:45 A.M.

SESSION III: Nonvolatile and Application-Specific Memories
Pacific Ballroom C

WAM 3.1:	A CMOS 1Mb EPROM B. Venkatesh, M. Ahrens, W.T. Liu, H. Partovi, D. Rinerson, J. Lien, T.S. Wang, S. Govindachar, D. Rogers	40
WAM 3.2:	A 70ns 2Mb Mask ROM with a Programmed Memory Cell S. Ariizumi, T. Iwase, M. Takizawa, T. Mochozuki, M. Ono, K. Maeda, M. Asano, F. Masuoka	42
WAM 3.3:	A 25ns 128K Fusible Bipolar PROM P. Thai, S.C. Chang, M.C. Yang	44
WAM 3.4:	A 0.5GHz CMOS Digital RF Memory Chip W.N. Schaitter, E.T. Lewis, B. Gordon	46
WAM 3.5:	A Dual-Port 65ns 64K x 4 DRAM with a 50MHz Serial Output F. Whiteside, T. Mozden, R. Sittig	48
WAM 3.6:	A 40K Cache Memory and Memory Management Unit J. Cho, J. Kaku	50

Feb. 19, 1986: 1:30–2:05 P.M.

Formal Opening of Conference
California Pavilion A-B-C-D

Welcoming Remarks: A. Grebene, J.A.A. Raper	53
1986 ISSCC Editorial Excellence Award: S. Shamis	53
1985 ISSCC Best Paper Awards: A. Grebene	53
1986 Council Awards: G. Baldwin	53
1985 IEEE Awards	53

Feb. 19, 1986: 2:10–2:50 P.M.

SESSION V: Keynote Address
California Pavilion A-B-C-D

WPM 5.1: Computer-Based Design for Tomorrow's Super Chip J.E. Solomon	54
---	----

Feb. 19, 1986: 3:20–6:00 P.M.

SESSION VI: Optical Data Links
California Pavilion C

WPM 6.1: A 50Mb/s CMOS LED Driver Circuit A.L. Fisher, N. Linde	58
WPM 6.2: A 50Mb/s CMOS Optical Data Link Receiver Integrated Circuit J.M. Steininger, E.J. Swanson	60
WPM 6.3: A Bipolar Chip Set for a 200Mb/s Fiber-Optic Link M.P. Cook, G.W. Summerling, A.C. Carter	62
WPM 6.4: A 2Gb/s Silicon NMOS Laser Driver R.G. Swartz, A.M. Voshchenkov, G.M. Chin, S.M. Finegan, M.Y. Lau	64

Feb. 19, 1986: 3:20–6:00

SESSION VII: Semi-Custom Arrays
California Pavilion D

WPM 7.1: A CMOS Macro Array Y. Kitamira, K. Furuki, N. Sugiyama, M. Minowa, T. Yamada	68
WPM 7.2: A Bipolar-CMOS Field Programmable Array R.J. Murphy, T. McFarlane, C. Sporck, K. Rapp, R. Smolen, W. Collings, R. Ramus, M. Millhollan, J. Readdie	70
WPM 7.3: A CML Compatible GaAs Gate Array H. Hirayama, T. Furutsuka, Y. Tanaka, M. Kaga, M. Kanamori, K. Takahashi, H. Kohzu, A. Higashisaka	72
WPM 7.4: A 4K GaAs Bipolar Gate Array* H-T. Yuan, J.B. Delaney, H-D. Shih, L.T. Tran	74
WPM 7.5: A Bipolar 18K Gate Variable-Size Cell Masterslice T. Nishimura, S. Kato, M. Tatsuki, H. Sato, M. Kohara, K. Sakaue, T. Hirao, Y. Kuramitsu	76
WPM 7.6: A Basic-Cell Buffer 440K Transistor CMOS Masterslice T. Arakawa, M. Ueda, Y. Saito, T. Fujimura, S. Asai, M. Terai, Y. Akasaka, Y. Kuramitsu	78
WPM 7.7: A High Electron Mobility Transistor 1.5K Gate Array* Y. Watanabe, K. Kajii, K. Nishiuchi, M. Suzuki, I. Hanyu, M. Kosugi, K. Odani, A. Shibatomi, T. Mimura, M. Abe, M. Kobayashi	80

Table of Contents

Feb. 19, 1986: 3:20-6:00

SESSION VIII: Digital Signal Processing
Pacific Ballroom C

53	WPM 8.1:	An 8MIPS CMOS Digital Signal Processing J.L. van Meerbergen, F.P. Welten, F.J. van Wijk, J. Stoter, J.A. Huisken, A. Delaruelle, K.E. van Eerdewijk, J. Schmid, J.H. Wittek	84
53	WPM 8.2:	A 32b Floating Point CMOS Digital Signal Processor Y. Kawakami, H. Tanaka, T. Nukiyama, M. Yoshida, T. Nishitani, I. Kuroda, M. Araki, T. Hoshi	86
53	WPM 8.3:	A Digital Audio Filter using Semi-Automated Design* J. van Ginderdeuren, H. de Man, A. Delaruelle, H.V. Wynaert	88
54	WPM 8.4:	A Pattern Matching Processor Array with Defect Tolerance T. Kawada, Y. Takahashi, N. Tsuda, M. Waki, N. Hagiwara	90

Feb. 19, 1986: 3:20-6:00 P.M.

SESSION IX: Sensors and Interface Electronics
Pacific Ballroom D

58	WPM 9.1:	A Smear-Suppressing CCD Imager T. Kuroda, T. Kuriyama, Y. Matsuda, T. Kozono, S. Matsumoto, Y. Hiroshima, K. Horii	94
60	WPM 9.2:	A 128 x 970 Pixel CCD Image Sensor I. Akiyama, T. Tanaka, E. Oda, T. Kamata, K. Masubuchi, K-I. Arai, Y. Ishihara	96
62	WPM 9.3:	An Implantable Multielectrode Array with On-Chip Signal Processing* K. Najafi, K.D. Wise	98
64	WPM 9.4:	A Flat-Panel Display Control IC with 150V Drivers T. Okabe, M. Kimura, I. Shimizu, Y. Nagai, K. Hoya	100
68	WPM 9.5:	A 20MHz 32b Pipelined CMOS Image Processor A. Kanuma, M. Noda, H. Nikira, T. Yagauchi, N. Ikumi, C. Hori, M. Sugai, K. Suzuki	102
70	WPM 9.6:	73ps Si Bipolar ECL Circuits D.D. Tang, G.P. Li, C.T. Chuang, D. Danner, M.B. Ketchen, J. Mauer, M. Smyth, M. Manny, J.D. Cressler, B. Ginsberg, E. Petrillo T.H. Ning	104

Feb. 19, 1986: 8:00 P.M.

Informal Discussion Sessions

72	WE 1:	Architecture for DSP VLSI California Pavilion A-B	108
74	WE 2:	Practical Limits of IC Testers California Pavilion C	110
76	WE 3:	4-16Mb DRAMs: Cost Performance Tradeoffs California Pavilion D	112
78	WE 4:	Competing Technologies for Ultrahigh Speed SRAMs and their Application Pacific Ballroom C	114
80	WE 5:	Microprocessors in the Year 2001 Pacific Ballroom D	116

Feb. 20, 1986: 9:00 A.M. - 12:15 P.M.

SESSION X: Special Purpose Processors and Controllers
California Pavilion C

THAM 10.1:	A 25Mb/s CMOS Disk Data Controller A. Chan, D. Deschene, S. Yusan	120
THAM 10.2:	A 32b Digital Signal Processor for Motor Control J.T. Santos, J.B. Costello, D. Squires, J. Kmetz, R.W. Davis	122
THAM 10.3:	A 1.5Mb/s x 128-Channel Time Switch LSI for Digital Still Pictures T. Nikaïdo, S. Yamada, H. Fukada, S. Suzuki	124
THAM 10.4:	A VLSI Chip Set for an Integrated Text and Graphics Video Subsystem W. Blake, P. English, N. Forrester, T.C. Furlong, R.C. Rose, R.B. Watson, Jr.	126

Feb. 20, 1986: 9:00 A.M. - 12:15 P.M.

SESSION XI: D/A and A/D Converters
California Pavilion D

THAM 11.1:	A CMOS Slope Adaptive Delta Modulator J.W. Scott, W. Lee, C. Giancarlo, C.G. Sodini	130
THAM 11.2:	An 80MHz 8b CMOS D/A Converter T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, Y. Horiba	132
THAM 11.3:	A 100Mb/s CMOS Video D/A Converter with Shift Register and Color Map K.K. Chi, C.S. Geisenhainer, M. Riley, R.C. Rose, P.J. Sturges, B.M. Sullivan, R.B. Watson, R.H. Woodside	134
THAM 11.4:	An 8b 250MHz A/D Converter B. Peetz, B. Hamilton, J. Kang	136
THAM 11.5:	A 120kHz Sigma/Delta A/D Converter* R. Koch, B. Heise	138
THAM 11.6:	Digital Error Correction to Increase Speed of Successive Approximation K. Bacrania	140

Feb. 20, 1986: 9:00 A.M. - 12:15 P.M.

SESSION XII: Video and Image Signal Processing
Pacific Ballroom C

THAM 12.1:	A Micro-Programmable Realtime Image Processor T. Mori, K. Aono, H. Sakai, K. Hasegawa, H. Yamada, T. Takemoto	144
THAM 12.2:	A CMOS Two-Dimensional Digital Filter for TV Pictures* B. Zehner, H-J. Mattausch, R. Tielert, H-J. Grallert	146
THAM 12.3:	A Realtime Image Processing Chip Set P.A. Ruetz, R.W. Brodersen	148
THAM 12.4:	Digital Signal Processors for Encoding/ Decoding Color TV Signals M. Nagatani, H. Yoshimura, T. Tsuchiya, Y. Suzuki	150

Table of Contents

Feb. 20, 1986: 9:00 A.M. – 12:15 P.M.

SESSION XII: Video and Signal Processing
Pacific Ballroom C

- THAM 12.5: A Digital Processor for Decoding of Composite TV Signals using Adaptive Filtering
M. Yoshimoto, S.-I. Nakagawa, K. Murakumi, S. Asai, Y. Akasaka, Y. Nakajima, Y. Horiba 152
- THAM 12.6: Digital Processors for a Video Decoder using Oversampling
L. Paris, P. Senn 154

Feb. 20, 1986: 9:00 A.M. – 12:15 P.M.

SESSION XIII: VLSI Modeling and Packaging
Pacific Ballroom D

- THAM 13.1: MOS Pass Transistors with Reduced Transient Error Charge
J.B. Kuo, C.-C. Fu, D.H. Dameron, R.W. Dutton, B.A. Wooley 158
- THAM 13.2: Submicron MOSFET Performance at Liquid Nitrogen Temperatures
S. Ogura, P.L. Kroesen, C.F. Codella, N. Rovedo, S.K. Cheung 160
- THAM 13.3: A CAD-Oriented Non-Quasistatic MOSFET Model for Transient Analysis
C. Turchetti, G. Masetti, P. Mancini 162
- THAM 13.4: Modeling Power-Supply Disturbances in Digital Circuit*
M.L. Cortes, E.J. McCluskey, K.D. Wagner, D.J. Lu 164
- THAM 13.5: Silicon Wafers used for Hybrid Packaging*
R.W. Johnson, J.L. Davidson, R.C. Jaeger, D.V. Kerns, Jr. 166
- THAM 13.6: Yield Statistics for Large Area ICs
C.H. Stapper 168

Feb. 20, 1986: 9:00 A.M. – 12:15 P.M.

SESSION XIV: Voiceband Telecommunications ICs
California Pavilion C

- THPM 14.1: An Analog Front End for 2400b/s Split-Band Full-Duplex Modems
K. Yamamoto, H. Ohtake, J. Maruyama 172
- THPM 14.2: A Full Duplex Analog Front End Chip Set for Split-Band and Echo-Canceling*
J.C. Bertails, C. Perrin, L. Tallaron, L. Mary, C. DeLange 174
- THPM 14.3: A Monolithic Data Access and Line Interface Chip for Modems and PBX Trunks
M.A. Snowden, S.L. Falater 176
- THPM 14.4: A 90V Switching Regulator and Lightning Protector Chip Set
R.K. Chen, T.H. Lerch, J.S. Radovsky, D.A. Spires 178
- THPM 14.5: A Voiceband 15b Interpolative Converter Chip Set
K. Yamakido, S. Nishita, M. Kokubo, H. Shirasu, K. Ohwada, T. Nishihara 180
- THPM 14.6: A Multistage Delta-Sigma Modulator without Double Integration Loop
T. Hayashi, Y. Inabe, K. Uchimura, T. Kimura 182

Feb. 20, 1986: 1:30–5:00 P.M.

SESSION XV: High-Speed Digital Circuit Technology
California Pavilion D

- THPM 15.1: A Bipolar 4:1 Time-Division Multiplexer IC
R. Reinmann, H.-M. Rein 186
- THPM 15.2: A 0.9ns ECL 16 x 4 Register File
D. Chang, C. Schmitz, H. Hingarh, G. Bakker 188
- THPM 15.3: CMOS/Bipolar Circuits for 60MHz Digital Processing
T. Hotta, I. Masuda, H. Maejima, A. Hotta 190
- THPM 15.4: A 3GHz 12-Channel Time-Division Multiplexer-Demultiplexer Chip Set
R.J. Bayruns, E.A. Hofstatter, H.T. Weston 192
- THPM 15.5: A CMOS 32b Wallace Tree Multiplier-Accumulator
A.E. Gamai, D. Glass, P.-H. Ang, J. Greene, J. Reyneri 194
- THPM 15.6: A 4b x 4b Multiplier and 3b Counter in Josephson Threshold Logic*
Y. Hatano, Y. Harada, K. Yamashita, U. Kawabe 196
- THPM 15.7: A 13GHz GaAs Dynamic Frequency Divider and Prescaler IC
T. Sugeta 198

Feb. 20, 1986: 1:30–5:00 P.M.

SESSION XVI: Static RAMS
Pacific Ballroom C

- THPM 16.1: A 18ns 8KW x 9b NMOS RAM
M. Segawa, S. Ariizumi, Y. Suzuki, T. Kondo, T. Ando, K. Ochii, F. Masuoka 202
- THPM 16.2: A 30ns 256K Full CMOS SRAM
N. Okazaki, F. Miyaji, K. Kobayashi, Y. Harada, J.-I. Aoyama, T. Shimada 204
- THPM 16.3: A 15ns CMOS 64K RAM
S.E. Shuster, B.A. Chappel, R.L. Franch, P.F. Grier, S.P. Klepner, J.F.S. Lai, R.A. Lipa, R.J. Perry, W.E. Pokorny, M.A. Roberge 206
- THPM 16.4: Two 64K CMOS SRAMs with 13ns Access Time
S.T. Flannagan, P.A. Reed, P. Voss, S. Nogle, B. Simon, D. Sheng, R. Kung, J.J. Barnes 208
- THPM 16.5: A 3ns 32K Bipolar RAM
Y.H. Chan, J.L. Brown, R.H. Nijhuis, C.R. Rivadeneira, J.R. Struk 210
- THPM 16.6: A 13ns/500mW 64Kb ECL RAM
K. Ogiue, M. Odeka, S. Miyaoka, I. Masuda, T. Ikeda, K. Tonomura, T. Ohba 212
- THPM 16.7: A 3.5ns, 2W, 20mm² 16Kb ECL Bipolar RAM
K. Yamaguchi, H. Nambu, K. Kanetani, N. Homma, Y. Nishioka, A. Uchida, K. Ogiue 214

Feb. 20, 1986: 8:00 P.M.

Informal Discussion Sessions

- THE 6: Reduced Instruction Set Computers
California Pavilion A-B-C 218

Table of Contents

Feb. 20, 1986: 8:00 P.M.

Informal Discussion Sessions

	THE 7: ISDN: The Future for Telecom VLSI California Pavilion C	220
186	THE 8: Application Specific Memory Designs and Their Reality California Pavilion D	222
188	THE 9: Implementing the VLSI Transition to 3 Volts Pacific Ballroom C	224
190	THE 10: Liquid Nitrogen Cooled CMOS Pacific Ballroom D	226

Feb. 21, 1986: 9:00 A.M. — 12:15 P.M.

SESSION XVII: Analog Processors
California Pavilion C

	FAM 17.1: A 100Mb/s Read Data Processor for Winchester Disk Drives J. Everitt	230
196	FAM 17.2: A 15Mb/s Data Separator and Write Compensation Circuit for Winchester Disk Drives J.T. Kellis, S. Mehrotra	232
198	FAM 17.3: A 2V Amplitude-Linear Phase-Locked Loop M.E. Wilcox	234
	FAM 17.4: A 11GHz Hybrid Paraphase Amplifier Y. Chen, J.B. Beyer, V. Sokolov, J.P. Culp	236

Feb. 21, 1986: 9:00 A.M. — 12:15 P.M.

SESSION XVIII: Reconfigurable Logic Arrays
California Pavilion D

	FAM 18.1: A 16ns CMOS EEPLA with Reprogrammable Architecture D.L. Rutledge, J.E. Turner, R.D. Darling, G.R. Josephson	240
206	FAM 18.2: CMOS Erasable Programmable Logic with Zero Standby Power S.C. Wong, H.C. So, C.Y. Hung, J.H. Ou	242
208	FAM 18.3: A CMOS Electrically-Reprogrammable ASIC with Multi-Level Random Logic Capabilities E. Goetting, S. Revak	244
210	FAM 18.4: A 19ns 250mW Programmable Logic Device J. Pathak, H. Kurowski, R. Pugh, R. Shrivastava, F. Jenne	246
212	FAM 18.5: 25ns 256K x 1/64K x 4 CMOS SRAMs K. Ichinose, Y. Kohno, H. Shinohara, Y. Kawai, Y. Akasaka, S. Kayano	248
214	FAM 18.6: A 25ns 256K CMOS SRAM M. Honda, K. Kondou, H. Mitani, T. Kimura, S. Koshimaru, Y. Nagahashi, M. Tameda	250
	FAM 18.7: A 1Mb Virtually SRAM T. Sakurai, K. Sawada, K. Nogami, T. Wada, M. Isobe, M. Kahumu, S. Morita, S. Yokogawa, M. Kinugawa, T. Asami, K. Hashimoto, J-I Matsunagaa, H. Nozawa, T. Iizuka	252

Feb. 21, 1986: 9:00 A.M. — 12:15 P.M.

SESSION XVIII: Reconfigurable Logic Arrays
California Pavilion D

	FAM 18.8: A 4ns Access Time 4K x 4 ECL RAM M. Arimura, M. Nakame, T. Tashiro, S. Ohi, T. Kamiya, S. Kishi, Y. Minato, J. Nokubo, T. Tamura	254
	FAM 18.9: An ECL 2.8ns 16K RAM with 1.2K Logic Gate Array Y. Sugo, M. Tanaka, Y. Mafune, T. Takeshima, S. Aihara, K. Tanaka	256

Feb. 21, 1986: 9:00 A.M. — 12:15 P.M.

SESSION XIX: Dynamic RAMs
Pacific Ballroom C

	FAM 19.1: A 47ns 64KW x 4b CMOS DRAM with Relaxed Timing Requirements T. Kobayashi, K. Arimoto, Y. Ikeda, M. Hatanaka, K. Mashiko, M. Yamada	260
	FAM 19.2: A 65ns CMOS 1Mb DRAM C. Webb, R. Creek, W. Holt, G. King, I. Young	262
	FAM 19.3: A 1Mb CMOS DRAM with Design-for-Test Functions J. Neal, B. Holland, S. Inoue, W.K. Loh, H. McAdams, K. Poteet	264
	FAM 19.4: A 50 μ A Standby 1MW x 1b/256KW x 4b CMOS DRAM S. Fujii, S. Saito, Y. Okada, M. Sato, S. Sawada, S. Shinozaki, K. Natori, O. Ozawa	266
	FAM 19.5: A 4Mb DRAM with Cross-Point Trench Transistor Cell A.H. Shah, C-P. Wang, R.H. Womack, J.D. Gallia, H. Shichijo, H.E. Davis, M. Elahy, S.K. Banerjee, G.P. Pollack, W.F. Richardson, D.M. Bordelon, S.D.S. Malhi, C. Pilch, B. Tran, P.K. Chatterjee	268
	FAM 19.6: A 4Mb DRAM with Half Internal-Voltage Bitline Precharge M. Takada, T. Takeshima, M. Sakamoto, T. Shimizu, H. Abiko, T. Katoh, M. Kikuchi, S. Takahashi, Y. Sato, Y. Inoue	270
	FAM 19.7: An Experimental 4Mb CMOS DRAM T. Furuyama, T. Ohsawa, Y. Watanabe, H. Ishiuchi, T. Tanaka, K. Ohuchi, H. Tango, K. Notori, O. Ozawa	272
	FAM 19.8: A 1Mb DRAM with 33MHz Serial I/O Ports K. Ohta, H. Kawai, M. Fujii, S. Ueda, Y. Furuta	274

Technology Commentary	276
ISSCC 86 Conclusion of Papers	283
ISSCC 86 Profiles of Speakers, Session Chairmen/ Moderators/Committee Members	372
IEEE Awards	380
ISSCC 86 Award for Editorial Excellence	389
ISSCC Day-Evening Session Awards	392
ISSCC 86 Hotel Floor Plans	397
ISSCC 86 Committees	401
ISSCC 86 Registration/Session/Panel/Function Interview Timetable	Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 13-14-15, 1985

1985 IEEE INTERNATIONAL

1985
DIGEST of
TECHNICAL
PAPERS



SOLID-STATE CIRCUITS CONFERENCE

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE NEW YORK SECTION / UNIVERSITY OF PENNSYLVANIA

Table of Contents

Feb. 13, 1985: 9:00–11:45 A.M.

SESSION I: Microprocessors and Floating Point Processors
East Ballroom

WAM 1.1:	A CMOS Microprocessor with Instruction-Controlled Register File and ROM H. Maejima, H. Kida, T. Kihara, S. Baba, Y. Akao	12
WAM 1.2:	An 8b Microcomputer for Implantable Biomedical Applications L. Stotts, R. Baker, Jr., J. Miner	14
WAM 1.3:	A Single Chip 80b Floating Point Processor K. Takeda, F. Ishino, Y. Ito, R. Kasai, T. Nakashima	16
WAM 1.4:	An IEEE Standard Floating Point Chip A. Komal, K. Goskel, P.W. Diodato, J.A. Fields, U.V. Gumaste, C.K. Kung, K. Lin, M.E. Lega, P.M. Maurer, T.K. Ng, Y.T. Oh, M.E. Thierbach	18

Feb. 13, 1985: 9:00–11:45 A.M.

SESSION II: CONSUMER ICs
West Ballroom

WAM 2.1:	A 700MHz Monolithic Phased-Locked Demodulator K. Matsumoto, E. Ishii, H. Yamagishi, M. Amano, M. Sugawara, H. Fukaya	22
WAM 2.2:	A 1.2GHz Single-Chip NMOS PLL T. Yamada, S-I. Wada, S-I. Ito, Y. Suga	24
WAM 2.3:	A 1.2GHz Frequency Synthesizer using a GaAs 20/21/22/23/24 Modulus Divider M. Rocchi, B. Chantepie, B. Gabillard, G. Haldemann, J-P. Debost, J. Andrieux, F. Robert	26
WAM 2.4:	A 470MHz 5V CATV Tuner C. Yamada, Y. Ueki, M. Itoh, A. Satoh, K. Ohya	28
WAM 2.5:	A VCR Servo IC with Self-Calibrating Adaptive Speed Control Y. Kobori, I. Fukushima, H. Nishijima, T. Watanabe, M. Nagata, N. Horie, T. Teshima	30
WAM 2.6:	An 8b CMOS Video DAC P.H. Saul, D.W. Howard, C.J. Greenwood	32
WAM 2.7:	CMOS 8b 25MHz Flash ADC T. Tsukada, Y. Nakatani, E. Imaizumi, Y. Toba, S. Ueda	34

Feb. 13, 1985: 9:00–11:45 A.M.

SESSION III: Special Application Memories
Trianon Ballroom

WAM 3.1:	A 256K Dual Port Memory S. Ishimoto, A. Nagami, H. Watanabe, J. Kiyono, N. Hirakawa, Y. Okuyami, F. Hosokawa, K. Tokushige	38
WAM 3.2:	A Word-Wide 1Mb ROM with Error Correction H.L. Davis	40
WAM 3.3:	An 8Kb Content-Addressable and Reentrant Memory H. Kodata, J. Miyake, Y. Nishimichi, H. Kudo, K. Kagawa	42
WAM 3.4:	A 2K x 9 Dual Port Memory F.E. Barber, D.J. Eisenberg, G.A. Ingram, M.S. Strauss, T.R. Wik	44
WAM 3.5:	A 128 EPROM with Encrypted Read Access A. Folmsbee, D. Hoff, L. Letham	46
WAM 3.6:	64Kb ECL RAM with Redundancy Y. Okajima, K. Toyoda, T. Awaya, K. Tanaka, Y. Nakamura	48

Feb. 13, 1985: 9:00–11:45 A.M.

SESSION III: Special Application Memories
Trianon Ballroom

WAM 3.7:	A 15ns 64K Bipolar SRAM R. Heald, W. Herndon, I-N. Wu, S-Y. Chen	50
----------	--	----

Feb. 13, 1985: 1:30–2:05 P.M.

SESSION IV: Formal Opening of the Conference
Grand Ballrooms

Welcoming Remarks:	H.J. Boll and J.A.A. Raper	53
1985 ISSCC Beatrice Winner Award for Editorial Excellence:	E. Schutzman	53
1984 ISSCC Best-Paper Awards:	H.J. Boll	53
1985 IEEE Awards:	S. Kahne	53
1985 IEEE Council Award:	Buelow	53

Feb. 13, 1985: 2:10–2:50 P.M.

SESSION V: Keynote Address
Grand Ballrooms

WPM 5.1:	Super Chips for Artificial Intelligence D.R. Reddy	54
----------	--	----

Feb. 13, 1985: 3:20–6:00 P.M.

SESSION VI: High Density SRAMs
East Ballroom

WPM 6.1:	A 256K CMOS SRAM with Variable-Impedance Loads S. Yamamoto, K. Ushibori, K. Nagasawa, S. Meguro, T. Yasui, O. Minato, T. Masuhara	58
WPM 6.2:	A 10 μ W Standby Power 256K CMOS SRAM Y. Kobayashi, H. Eguchi, O. Kudoh, T. Hara, H. Ooka, I. Sasaki, M. Andoh, M. Tameda	60
WPM 6.3:	A 45ns 256K CMOS SRAM with Tri-Level Word Line H. Shinohara, K. Anami, K. Ichinose, T. Wada, Y. Kohno, Y. Kawai, Y. Akasaka, S. Kayano	62
WPM 6.4:	A 17ns 64K CMOS RAM with a Schmitt Trigger Sense Amplifier K. Ochi, H. Yasuda, K. Kobayashi, T. Kondoh, F. Masuoka	64
WPM 6.5:	A 8K x 8 SRAM with an Internal Power Down Design L.C. Sood, J. Golab, J. Leiss, Y-C. See, J. Barnes	66
WPM 6.6:	A CML GaAs 4Kb SRAM K. Takahashi, T. Maeda, F. Katano, T. Furutsuka, A. Higashisaka	68

Feb. 13, 1985: 3:20–6:00 P.M.

SESSION VII: Data Converters
West Ballroom

WPM 7.1:	An 8MHz 8b CMOS Subranging ADC A.G.F. Dingwall, V. Zazzu	72
WPM 7.2:	A 5 μ s 10b CMOS ADC with Track-and-Hold T. Doluca, P. Parvarandeh	74
WPM 7.3:	A 20ns Color Lookup Table for Raster Scan Displays G.S. Work, G.R. Talbot, A.T. Ferris, N.A. Henderson, P.J. McGuinness	76
WPM 7.4:	A 500MHz 8b DAC K. Maio, S. Hayashi, M. Hotta, N. Yokozawa, T. Watanabe, S. Ueda	78
WPM 7.5:	MOS ADC-Filter Combination That Does Not Require Precision Analog Components M.W. Hauser, P.J. Hurst, R.W. Brodersen	80

Table of Contents

Feb. 13, 1985: 3:20-6:00 P.M.

SESSION VIII: Signal Processing
Trianon Ballroom

WPM 8.1:	A 8 x 8b Parallel Multiplier in Submicron Technology J.Y. Lee, H.L. Garvin, C.W. Slayman, R.P. Mento	84
WPM 8.2:	An NMOS Pipelined Image Processor using Quaternary Logic M. Kameyama, T. Hanyu, M. Esashi, T. Higuchi	86
WPM 8.3:	A Custom IC for Image Processing and Recognition P. De Muelenaere, J-D. Legat, P. Deleuze, P.G.A. Jespers	88
WPM 8.4:	An NMOS Digital Signal Processor with Multiprocessing Capability S. Magar, D. Essig, E. Caudel, S. Marshall, R. Peters, M. Ales, K. Kneib	90
WPM 8.5:	A Programmable Digital Signal Processor with 32b Floating Point Arithmetic R.N. Kershaw, L.E. Bays, R.L. Freyman, J.J. Klinikowski, C.R. Miller, K. Mondal, H.S. Moscovitz, W.A. Stocker, L.V. Tran, W.P. Hays, J.R. Boddie, E.M. Fields, C.J. Garen, J. Tow	92

Feb. 13, 1985: 3:20-6:00 P.M.

SESSION IX: Image Sensors
Mercury Ballroom

WPM 9.1:	A 490 x 404 Element Imager for a Single-Chip Color Camera K. Horii, T. Kuruda, Y. Matsuda, T. Kuriyama, N. Mino, Y. Horoshima, T. Kunii, H. Mizuno	96
WPM 9.2:	A 580 x 500-Element CCD Imager with a Shallow Flat P Well T. Nagakawa, S. Miyatake, H. Kosaza, K. Misawa, M. Okuno, K. Iikawa, S. Sakamoto, S-I. Ogawa, O. Matsui, K. Awane	98
WPM 9.3:	A 480 x 400 Element Image Sensor with a Charge Sweep Device M. Kimata, M. Denda, N. Yutani, N. Tsubouchi	100
WPM 9.4:	A Collinear 3-Chip Image Sensor T. Aoki, H. Nakatani, M. Kojima, S. Ohashi, I. Teramoto, H. Mizuno	102
WPM 9.5:	A CMOS Optical Detection Array D.J. Allstot, J.R. Hellums, R.J. Handy	104

Feb. 13, 1985: 8:00 P.M.

Informal Discussion Sessions

WE 1:	Computing for Artificial Intelligence East Ballroom	108
WE 2:	Video Signal Processing West Ballroom	110
WE 3:	The Effect of Scaling Upon Future Analog/Digital Systems Trianon Ballroom	112
WE 4:	System Applications & Limitations of Submicron MOS Mercury Ballroom	114
WE 5:	Nonvolatile Circuits as Building Blocks Nassau Suite	116
WE 6:	CAE Work Stations Murray Hill Ballroom	118

Feb. 14, 1985: 9:00 A.M.-12:15 P.M.

SESSION X: Flexible Digital Arrays
East Ballroom

THAM 10.1:	A Triple-Level Wired 24K Gate CMOS Gate Array T. Saigo, K. Niwa, T. Ohto, S. Kurosawa, T. Takada	122
THAM 10.2:	A 240K Transistor CMOS Array with Flexible Allocation of Memory and Channels H. Takahashi, S. Sato, G. Goto, T. Nakamura, H. Kikuchi, T. Shirato	124
THAM 10.3:	A 1.5μ CMOS Gate Array with Configurable ROM and RAM M. Ueda, K. Sakashita, R. Yonezu, T. Fujimara, T. Atakawe, S. Asai, U. Kuramitsu	126
THAM 10.4:	A 4K CMOS Gate Array with Automatically Generated Test Circuits S. Kuboki, I. Masuda, T. Hayashi, S. Torii	128
THAM 10.5:	A 50ns 48-Term Erasable Programmable Logic Array R. Leung, S.M.J. Lee	130

Feb. 14, 1985: 9:00 A.M.-12:15 P.M.

SESSION XI: Operational Amplifiers and Voltage Regulators
West Ballroom

THAM 11.1:	A Bi-Fet Operational Amplifier with 400ns Settling Time R.W. Russel, J.C. Moyer	134
THAM 11.2:	A ±0.75V Opamp with Rail-to-Rail Input/Output Range J.H. Huijsing, D. Linebarger	136
THAM 11.3:	An Opamp with 375V/μs Slew Rate, ±100mA Output Current G.M. Cotreau	138
THAM 11.4:	A 150W Opamp R. Widlar, M. Yamatake	140
THAM 11.5:	A Family of CMOS Compatible Bandgap References M.G.R. Degrauwe, E. Vittoz, H. Oguey, O. Leuthold	142
THAM 11.6:	A 5V 10A CMOS/PNP Linear Regulator R.S. Wrathall	144
THAM 11.7:	A 750MS/s NMOS Latched Comparator D. Soo, A.M. Voshchenkov, G. Chin, V. Archer, P. Ko, R. Meyer, B. Wooley	146

Feb. 14, 1985: 9:00 A.M.-12:15 P.M.

SESSION XII: Communication Links
Trianon Ballroom

THAM 12.1:	Integrated Services Digital Network Line Termination Chip Set M.C. Rahier, D. Sallaerts, R. Dierckx	150
THAM 12.2:	A 160kb/s Full Duplex Digital Echo Canceling Transceiver K. Buttle, G. Aasen, R. Colbeck, R. Gervais, P. Gillingham, H. Schafer, R. White, D. Ribner	152
THAM 12.3:	A 2.56Mb/s Digital Local-Loop Transmitter/Receiver D. Yarak, J. Hogeboom, A. Anderson, D. Harrison	154

Table of Contents

Feb. 14, 1985: 9:00 A.M.—12:15 P.M.

SESSION XII: Communication Links
Trianon Ballroom

THAM 12.4: A 565/680Mb/s Multiple Coder/Decoder for Optical Fiber Trunk Line Systems I.C. Wood, M.S.J. Mudd, D.G. Taylor, P.H. Saul	156
THAM 12.5: A Line Card Chip Set for Intra-Office Voice-Data Transmission D. Lynch, J-G. Michaud, K. Reedyk, D. Yarak, D. Simmons	158

Feb. 14, 1985: 1:30—5:00 P.M.

SESSION XIII: Nonvolatile Memories
East Ballroom

THPM 13.1: A 25ns 16K CMOS PROM using a 4-Transistor Cell S. Pathak, J. Kupec, C. Murphy, D. Sawtelle, R. Shrivastava, F. Jenne	162
THPM 13.2: A 100ns 256K CMOS EPROM H. Gaw, E. Hokeliek, M. Holler, S. Lee, L. Olson, M. Reitsma, H. So, K. Tam, M. van Buskirk	164
THPM 13.3: A 95ns 256K CMOS EPROM K. Yoshizaki, H. Takahashi, Y. Kamigaki, T. Yasui, K. Komori, H. Katto	166
THPM 13.4: A 256K Flash EEPROM using Triple Polysilicon Technology F. Masuoka, M. Asano, H. Iwahashi, T. Komuro, S. Tanaka	168
THPM 13.5: A 64K EEPROM with Extended Temperature and Page Mode Operation P.I. Suci, M. Briner, C.S. Bill, D. Rinerson	170
THPM 13.6: Two 35ns 64K CMOS EEPROMs R. Jolly, R. Tesch, K. Campbell, D. Tennant, J. Olund, B. Cremen, R. Lefferts, P. Andrews	172
THPM 13.7: Page Mode Programming 1Mb CMOS EPROM T. Hagiwara, H. Matsuo, M. Fukuda, Y-i. Matsuno, T. Furuno, K-i. Kuroda, T. Yasui, H. Katto, A. Shimizu	174
THPM 13.8: A Programmable 80ns 1Mb CMOS EPROM S. Saito, S. Tanaka, S. Atsumi, K. Yoshikawa, M. Sato, K. Makita, S. Mori, H. Nozawa, T. Iizuka	176

Feb. 14, 1985: 1:30—5:00 P.M.

SESSION XIV: Processors for Specific Applications
West Ballroom

THPM 14.1: A Winchester Data Path and Servo Signal Processor Family J.C. Holt, A.M. Strong, E.L. Erwin, J.A. Frazee, D.Y. Hu	180
THPM 14.2: A Four-Channel Narrow-Band Call Progress Detector S. Levy, G. Landsburg	182
THPM 14.3: A CMOS Processor for a Hands-Free Telephone E. Dermardiros, E. Sich, P. Kasbia	184
THPM 14.4: A CMOS Facsimile Video Signal Processor N. Hamada, M. Tadauchi, K. Nakashima, K. Yasunari, Y. Nagayama, N. Suemori	186
THPM 14.5: An IEEE802.5 Compatible LAN Controller with On-Chip ROM A. Szczepanek, B.T. Shore, S.J. Hubbins, C. Hull, A.C. Smith, H.L. Watters, M.S. McGregor, R.S. Meads	188

Feb. 14, 1985: 1:30—5:00 P.M.

SESSION XIV: Processors for Specific Applications
West Ballroom

THPM 14.6: A LAN System Interface Chip with Selectable Bus Protocols D. Walters, Jr., P. Lou, O. Fanini, P. Koeppen	190
THPM 14.7: A Single Chip Signal Processor for CCITT Standard ADPCM Codec M. Sato, Y. Ishikawa, T. Nishitani, T. Kato, H. Saita, Y. Aoki	192

Feb. 14, 1985: 1:30—5:00 P.M.

SESSION XV: High Speed Arrays
Trianon Ballroom

THPM 15.1: A 1ns 20K CMOS Gate Array Series with Configurable 15ns 12K Memory Y. Takayama, S. Fujii, T. Tanabe, Y. Takayama, T. Yoshida, K. Yamashita	196
THPM 15.2: An 80ps 2500-Gate Bipolar Macrocell Array S. Horiguchi, M. Suzuki, H. Ichino, S. Konaka, T. Sakai	198
THPM 15.3: A 100ps 9K Gate ECL Masterslice H. Ullrich, W. Brackelmann, H. Fritzsche, A. Wieder	200
THPM 15.4: A 3.6ns ECL Programmable Array Logic IC M.S. Millhollan, C. Sung	202
THPM 15.5: A 390ps 1000-Gate Array using GaAs Super-Buffer FET Logic H. Nakamura, K. Tanaka, M. Tsunotani, Y. Kawakami, M. Akiyama, K. Kaminishi ..	204
THPM 15.6: A 42ps 2K-Gate GaAs Gate Array N. Toyoda, N. Uchitomi, Y. Kitaura, M. Mochizuki, K. Kanazawa, T. Terada, Y. Ikawa, A. Hojo	206

Feb. 14, 1985: 1:30—5:00 P.M.

SESSION XVI: High Speed Technology and Design
Mercury Ballroom

THPM 16.1: Low Temperature CMOS 8 x 8b Multipliers with Sub 10ns Speeds S. Hanamura, M. Aoki, T. Masuhara, O. Minato, Y. Sakai, T. Hayashida	210
THPM 16.2: Differential Split-Level CMOS Logic for Sub-Nanoseconds Speeds L.C.M.G. Pfennings, W.G.J. Mol, J.J.J. Bastiaens, J.M.F. van Dijk	212
THPM 16.3: A 6GHz ECL Frequency Divider using Sidewall Base Contact Structure K. Nakazato, T. Nakamura, J-i. Nakagawa, T. Okabe, M. Nagata	214
THPM 16.4: Silicon Bipolar 6.2GHz 300mW Frequency Dividers K. Onodera, A. Sawairi, Y. Hara, N. Kusama	216
THPM 16.5: A 2.2GHz Transmission Gate GaAs Shift Register M.R. Namordi, P.F. Newman, A.M. Cappon, L.K. Hanes, H. Statz	218
THPM 16.6: A 280ps Josephson 4b x 4b Parallel Multiplier J-i. Sone, J-S. Tasi, S. Ema, H. Abe	220
THPM 16.7: Multigigabit/Second Silicon Decision Circuit D. Clewin, U. Langmann	222

Table of Contents

Feb. 14, 1985: 8:00 P.M. Informal Discussion Sessions

THE 7:	Custom and Semi-Custom Design Approaches for the Future East Ballroom	226
THE 8:	A/D Architectures of the Future West Ballroom	228
THE 9:	Fault Tolerant Techniques for Memory Components Trianon Ballroom	230
THE 10:	Using Optical Links to Interconnect Digital Equipment Mercury Ballroom	232
THE 11:	High Speed LSI Technologies Challenging the CMOS VLSI Era Nassau Suite	234

Feb. 15, 1985: 9:00 A.M.—12:15 P.M. SESSION XVIII: Modeling and Technology West Ballroom

FAM 18.1:	A High Density CMOS Process R.E. Luscher, J.S. De Zaldivar	260
FAM 18.2:	Alpha Particle Effects on Bipolar ECL Static Arrays S.S. Voldman, L.A. Patrick, D.T. Wong	262
FAM 18.3:	Design and Simulation of Self-Aligned Modulation Doped AlGaAs/GaAs ICs M.S. Shur, T-H. Chen, C.H. Hyun, P.M. Jenkins, N.C. Cirillo	264
FAM 18.4:	A 500V/25A Half-Bridge IC with On-Chip Control Logic E.J. Wildi, J.P. Walden, M.S. Adler	266
FAM 18.5:	A Wafer with Electrically Programmable Interconnections H. Stopper	268
FAM 18.6:	A 1/2" Format Two-Level CCD Imager with 492 x 800 Pixels N. Harada, S. Uya, Y. Hayashimoto, Y. Endo, T. Adachi, O. Yoshida	270
FAM 18.7:	Hot-Carrier Suppressed VLSI with Submicron Geometry T. Sakurai, M. Kakumu, T. Iizuka	272

Feb. 15, 1985: 9:00 A.M.—1:00 P.M. SESSION XVII: Megabit DRAMs East Ballroom

FAM 17.1:	An 85ns 1Mb DRAM in a Plastic DIP Y. Inoue, T. Murotani, Y. Fukuzoh, K. Hayano, T. Fujii, K. Minami, K. Nakamura, M. Kikuchi	238
FAM 17.2:	A 90ns 1Mb DRAM with Multi-Bit Test Mode M. Kumanoya, K. Fujishima, K. Tsukamoto, Y. Nishimura, K. Saito, T. Matsukawa, T. Yoshihara, T. Nakano	240
FAM 17.3:	A 1Mb CMOS DRAM with a Divided Bitline Matrix Architecture R. Taylor, M. Johnson	242
FAM 17.4:	A 1Mb DRAM with a Folded Capacitor Cell Structure F. Horiguchi, Y. Itoh, H. Iizuka, M. Ogura, F. Masuoka	244
FAM 17.5:	A 16-Levels/Cell Dynamic Memory M. Aoki, Y. Nakagome, M. Horiguchi, S-i. Ikenaga, K. Shimohigashi	246
FAM 17.6:	An Experimental 80ns 1Mb DRAM with Fast Page Operation H.L. Kalter, P. Coppens, W. Ellis, J. Fifield, D. Kokoszka, T. Leasure, C. Miller, Q. Nguyen, R. Papritz, C. Patton, M. Poplawski, S. Tomashot, V. van der Hoeven	248
FAM 17.7:	A 1Mb DRAM with 3-Dimensional Stacked Capacitor Cells Y. Takemae, T. Ema, M. Nakano, F. Baba, T. Yabu, K. Miyasaka, K. Shirai	250
FAM 17.8:	A 1Mb CMOS DRAM with Fast Page and Static Column Modes S. Saito, S. Fujii, Y. Okada, S. Sawada, S. Shinozaki, K. Natori, O. Ozawa	252
FAM 17.9:	A 20ns Static Column 1Mb DRAM in CMOS Technology K. Sato, H. Kawamoto, K. Yanagisawa, T. Matsumoto, S. Shimizu, R. Hori	254
FAM 17.10:	A 1Mb CMOS DRAM H.C. Kirsch, D.G. Clemons, S. Davar, J.E. Harman, C.H. Holder, Jr., W.F. Hunsicker, F.J. Procyk, J.H. Stefany, D.S. Yaney, J.B. Petrizzi	256

Feb. 15, 1985: 9:00 A.M.—12:15 P.M. SESSION XIX: Monolithic Analog Filters Trianon Ballroom


FAM 19.1:	A 350 μ W Fifth-Order Low-Pass Switched Capacitor Filter R. Castello, P.R. Gray	276
FAM 19.2:	A Switched Capacitor Stereo Decoder A.H.M. Roermund, P.M.C. Coppelmans, J.H.I. Hendricks, D.H.B. Logie	278
FAM 19.3:	A Monolithic Signal Processor for Neurophysiological Telemetry M.G. Dorman, M.A. Priske, H.V. Allen, J.W. Knutti, J.D. Schott, J.D. Meindl	280
FAM 19.4:	CMOS Video Filters using Switched Capacitor 14MHz Circuits K. Matsui, T. Matsuura, S. Fukasawa, Y. Izawa, Y. Toba, N. Miyake, K. Nagasawa	282
FAM 19.5:	15MHz CMOS Switched Capacitor Filters D.B. Ribner, M.A. Copeland, M. Milhovic	284
FAM 19.6:	On-Chip Automatic Tuning for a CMOS Continuous-Time Filter M. Banu, Y. Tsvividis	286
FAM 19.7:	A Full Duplex 1200/300b/s Single-Chip CMOS Modem G.R. Shapiro, A.C.E. Pindar, P.T. Kwok	288

The 1984 Semiconductor Chip Protection Act	291
ISSCC 85 Conclusion of Papers	295
ISSCC 85 Profiles of Speakers, Session Chairmen/ Moderators/Committee Members	367
IEEE Awards	375
ISSCC 85 Award for Editorial Excellence	379
ISSCC 84 Best-Paper Award	383
ISSCC 85 Hotel Floor Plans	387
ISSCC 85 Committees	391
ISSCC 85 Registration/Session/Panel/Function Interview Timetable	Inside Back Cover

WEDNESDAY, THURSDAY AND FRIDAY / FEBRUARY 22-23-24, 1984

1984 IEEE INTERNATIONAL

1984
DIGEST of
TECHNICAL
PAPERS



SOLID-STATE CIRCUITS

SPONSORS: IEEE SOLID-STATE CIRCUITS COUNCIL / IEEE SAN FRANCISCO SECTION / BAY AREA COUNCIL / UNIV. OF PA.

Table of Contents

Feb. 22, 1984: 9:00 A.M.—12:15 P.M.

SESSION I: Custom and Semi-Custom Design Techniques
Continental Ballrooms 1-4

WAM 1.1:	An Integrated Modular and Standard Cell IC Design Method R. Kasai, K-n. Fukami, K. Tansho, H. Kitazawa, S. Horiguchi, N. Miyaho	12
WAM 1.2:	A Comparison of Mixed Gate Array and Custom IC Design Methods C.K. Erdelyi, R.A. Bechade, M.P. Concannon, W.K. Hoffman	14
WAM 1.3:	Cascade Voltage Switch Logic: A Differential CMOS Logic Family L.G. Heller, W.R. Griffin, J.W. Davis, N.G. Thoma	16
WAM 1.4:	A Synthesis Program for Operation Amplifiers M.G. DeGrauwe, W.M.C. Sansen	18
WAM 1.5:	Computer Generation of Digital Filter Banks P.A. Reutz, S.P. Pope, B. Solberg, R.W. Brodersen	20
WAM 1.6:	Use of E-Beam for Random Access Read and Write of Digital Test Signals J. Jensen, K. Martin	22

Feb. 22, 1984: 9:00 A.M.—12:15 P.M.

SESSION II: Image Sensors
Continental Ballroom 5

WAM 2.1:	MOS Imaging with Random Noise Suppression S. Ohba, M. Nakai, H. Ando, T. Ozaki, N. Ozawa, T. Imaide, K. Ikeda, T. Susuki, I. Takemoto, T. Mashuhara	26
WAM 2.2:	A Line Transfer Color Image Sensor with 576 x 462 Pixels J.L. Berger, L. Brissot, Y. Cazaux, P. Descure	28
WAM 2.3:	A 488 x 430 Interline Transfer CCD Imager with Integrated Exposure and Blooming Control Y.T. Chan, O.R. Barrett, C.W. Chen, Y. Abendini, D.D.D. Wen	30
WAM 2.4:	An Interline Transfer CCD Imager Y. Matsunaga, N. Suzuki	32
WAM 2.5:	A 3456-Element CCD Sensor with Serpentine Shift Registers S. Onishi, D.D. Wen, D. Reaves, J. Pendelton	34
WAM 2.6:	A 5732-Element 1.2" Linear CCD Imager N. Kadekodi, A. Claproth, T. Vo, A. Anyiwo, L. Sheu, A. Ibrahim	36

Feb. 22, 1984: 9:00 A.M.—12:15 P.M.

SESSION III: Digital GaAs Circuits
Continental Ballrooms 6-9

WAM 3.1:	A 1K-Gate GaAs Gate Array Y. Ikawa, N. Toyoda, M. Mochisuki, T. Terada, K. Kanazawa, M. Hirose, T. Mizoguchi, A. Hojo	40
WAM 3.2:	GaAs Heterojunction Bipolar 1K Gate Array H.T. Yuan, W.V. McLevige, H.D. Shih, A.S. Hearn	42

Feb. 22, 1984: 9:00 A.M.—12:15 P.M.

SESSION III: Digital GaAs Circuits
Continental Ballrooms 6-9

WAM 3.3:	A 3ns GaAs 4K x 1b SRAM N. Yokoyama, H. Onodera, T. Shinoki, H. Ohnishi, H. Nishi, A. Shibatomi	44
WAM 3.4:	A GaAs 4Kb SRAM with Direct-Coupled FET Logic M. Hirayama, M. Ino, Y. Matsuoka, M. Suzuki	46
WAM 3.5:	A Subnanosecond HEMT 1Kb SRAM K. Nishiuchi, N. Kobayashi, S. Kuroda, S. Notomi, T. Nimura, M. Abe, M. Kobayashi	48
WAM 3.6:	4.5GHz Frequency Dividers using GaAs/(Ca,A1) as Heterojunction Bipolar Transistors P.M. Asbeck, D.L. Miller, R.J. Anderson, R.N. Deming, L.D. Hou, C.A. Liechti, F.H. Eisen	50
WAM 3.7:	A 1GHz 50mW Dual Modulus Divider IC using Source-Coupled FET Logic S. Shimizu, Y. Kamatani, N. Toyoda, K. Kanazawa, M. Mochizuki, T. Terada, A. Hojo	52

Feb. 22, 1984: 9:00 A.M.—12:15 P.M.

SESSION IV: Data Acquisition Circuits
Imperial Ballroom

WAM 4.1:	A Bulk CMOS 20MSS 7b Flash ADC Y. Fujita, E. Masuda, S. Sakamoto, T. Sakaue, Y. Sato	56
WAM 4.2:	An 8b 100MSS Flash ADC Y. Yoshii, K. Asano, M. Nakamura, C. Yamada	58
WAM 4.3:	A Multi-Step Parallel 10b 1.5 μ s ADC M. Kolluri	60
WAM 4.4:	A Ratio-Independent Algorithmic A/D Conversion Technique P.W. Li, M. Chin, P.R. Gray, R. Castello	62
WAM 4.5:	A Self-Calibrating 12b 12 μ s CMOS ADC H-S. Lee, D.A. Hodges, P.R. Gray	64
WAM 4.6:	A Trimless 16b Digital Potentiometer P. Holloway	66

Feb. 22, 1984: 1:30—2:10 P.M.

SESSION V: Formal Opening of the Conference
Continental Ballrooms

Welcoming Remarks: P.W.J. Verhofstadt and J.A.A. Raper	69
1984 ISSCC Beatrice Winner Award for Editorial Excellence: M. Ghausi	69
1983 ISSCC Best-Paper Awards: P.W.J. Verhofstadt	69
1984 IEEE Clelio Brunetti Award: J. Suran	69

Table of Contents

Feb. 22, 1984: 2:15-2:45 P.M.

SESSION VI: Keynote Session

Continental Ballrooms

- WPM 6.1: A Positive Program for World Cooperation
G. Madland 70

Feb. 22, 1984: 3:15-6:00 P.M.

SESSION VII: High Speed Analog Circuits

Continental Ballrooms 1-4

- WPM 7.1: A GaAs Monolithic Voltage-Controlled Oscillator
B.N. Scott, M. Wuertele, B.B. Cregger 74
- WPM 7.2: Fine Line NMOS Transresistance Amplifiers
A.A. Abidi, B.L. Kasper, R.A. Kushner 76
- WPM 7.3: Distributed Cascode Amplifier and Noise Figure Modeling of an Arbitrary Amplifier Configuration
D.E. Dawson, M.J. Salib, L.F. Dickens 78
- WPM 7.4: Computer-Aided Design of Nonlinear Microwave ICs
M.I. Sobhy, A.K. Jastrzebski 80

Feb. 22, 1984: 3:15-6:00 P.M.

SESSION VIII: Signal and Data Processing Circuits

Continental Ballroom 5

- WPM 8.1: A 45ns 16 x 16 CMOS Multiplier
Y. Kaj, N. Sugiyama, Y. Kitamura, S. Ohya, M. Kikuchi 84
- WPM 8.2: A 25/50MHz Dual-Mode Parallel Multiplier/Accumulator
F.P.J.M. Welten, J. Lohstroh, A.J. Linssen 86
- WPM 8.3: A 16ns 2K x 8b CMOS SRAM
N. Okazaki, T. Komatsu, N. Hoshi, K. Tsuboi, T. Shimada 88
- WPM 8.4: A CMOS Floating Point Multiplier
M. Uya, K. Kaneko, J. Yasui 90
- WPM 8.5: A CMOS/SOS Multiplier
J. Iwamura, K. Suganuma, M. Kimura, S. Taguchi 92

Feb. 22, 1984: 3:15-6:00 P.M.

SESSION VIII A: 256K/1Mb DRAMs: I

Continental Ballrooms 6-9

- WPM 8A.1: A 59ns 256K DRAM using LD³ Technology and Double Level Metal
R.A. Kertis, K.J. Fitzpatrick, Y-P Han 96
- WPM 8A.2: A 70ns 256K DRAM with Bitline Shielding Structure
K. Mashiko, T. Kobayashi, W. Wakamiya, M. Hatanaka, M. Yamada 98

Feb. 22, 1984: 3:15-6:00 P.M.

SESSION VIII A: 256K/1Mb DRAMs: I

Continental Ballrooms 6-9

- WPM 8A.3: A Capacitance-Coupled Bit-Line Cell for Mb Level DRAMs
M. Taguchi, S. Audo, S. Hijiya, T. Nakamura, S. Economo, T. Yabu 100
- WPM 8A.4: Triple Poly II DRAM Memory Cell
K. Yang, K. Smits, E. Haq, M. Embrathiry, A. Varadi 102
- WPM 8A.5: A Submicron VLSI Memory with a 4b-at-a-Time Built-in ECC Circuit
J. Yamada, T. Mano, J. Inoue, S. Nakajima, T. Matsuda 104
- WPM 8A.6: A 128K Word x 8b DRAM
S. Suzuki, M. Nakeo, T. Takeshima, M. Yoshida, M. Kikuchi, K. Nakamura 106

Feb. 22, 1984: 3:15-6:00 P.M.

SESSION IX: Dedicated Signal Processors

Imperial Ballroom

- WPM 9.1: A CCD Matrix-Matrix Product Parallel Processor
A.M. Chiang, R.W. Mountain, D.J. Silversmith, B.J. Felton 110
- WPM 9.2: A Single-Chip 20-Channel Speech Spectrum Analyzer
Y. Kuraishi, K. Nakayama, K. Miyadera 112
- WPM 9.3: An Integrated Phoneme Speech Synthesizer
A.G. Maeding, C.C. Austin, P.J. Maimone 114
- WPM 9.4: A Monolithic Programmable Speech Synthesizer with Voice Recognition
T. Yoshino, T. Takamizawa, A. Henderson, S. Abiko, M. Hashizume, T. Satoh, K. Katoh 116
- WPM 9.5: A Single-Chip LPC Vocoder
S.P. Pope, B. Solberg, R.W. Brodersen 118
- WPM 9.6: A CMOS CCD Video Delay Line
M. Sato, T. Hashimoto, S. Ogasawara, K. Suzuki 120

Feb. 22, 1984: 8:00 P.M.

Informal Discussion Sessions

- WE 1: Wafer Scale Integration
(Continental Ballrooms 1-4) 124
- WE 2: Testing Methodology for VLSI
(Continental Ballroom 5) 126
- WE 3: System Requirements for GaAs Digital ICs
(Continental Ballroom 6) 128

Table of Contents

Feb. 22, 1984: 8:00 P.M.
Informal Discussion Sessions

WE 4:	High Speed A/D Conversion (Continental Ballrooms 7-9)	130
WE 5:	1Mb DRAM Alternatives (Imperial Ballroom)	132

Feb. 23, 1984: 9:00 A.M.—12:15 P.M.
SESSION X: Nonvolatile Memories
Continental Ballrooms 1-4

THAM 10.1:	512K EPROMs D. Rinerson, M. Ahrens, M. Briner, J. Lein, B. Venkatesh, T. Lin, P. Song, S. Longcor, L. Shen, D. Rogers	136
THAM 10.2:	256Kb CMOS EPROM W. Ip, T-L. Chiu, T-C. Wu, G. Perlegos	138
THAM 10.3:	A 1Mb EPROM K. Okumura, S. Ohya, M. Yamamoto, T. Watanabe, Y. Shimamura, M. Kikuchi	140
THAM 10.4:	A 64Kb CMOS EEROM with On-Chip ECC S. Mehrotra, T-C. Wu, T-L. Chiu, G. Perlegos	142
THAM 10.5:	A 55ns CMOS EEPROM T. Chang, R. Zeman, C. Ho	144
THAM 10.6:	An 80ns 1Mb ROM F. Masuoka, S. Ariizumi, T. Iwase, M. Ono, N. Endo	146
THAM 10.7:	A Programmable 256K CMOS EPROM with On-Chip Test Circuits S. Tanaka, S. Atsumi, M. Momodomi, K. Shinada, K. Yoshikawa, Y. Nagakubo, K. Kanzaki	148

Feb. 23, 1984: 9:00 A.M.—12:15 P.M.
SESSION XI: Scaling and Performance Aspects of Technology
Continental Ballroom 5

THAM 11.1:	Integrated 84ps ECL with I ² L T. Nakamura, K. Nakazato, T. Miyazaki, T. Okabe, M. Naga	152
THAM 11.2:	Merged-Current-Mode Logic P.J. Zdebel, W.L. Engl	154
THAM 11.3:	1.5 μ m Scaled CMOS Microcomputer Technology S.S. Liu, G.E. Atwood, E.Y. So, B.J. Wu, R.W. Leftwich, K.R. Hasserjian	156
THAM 11.4:	Performance Limits of NMOS and CMOS J.R. Pfiester, J.D. Shott, J.D. Meindl	158
THAM 11.5:	Physical Limits of VLSI DRAMs L.L. Lewyn, J.D. Meindl	160
THAM 11.6:	Stability and Soft Error Rates of SRAM Cells B. Chappell, S. Schuster, G. Sai-Halsaz	162
THAM 11.7:	Optimal Interconnect Circuits for VLSI N.B. Bakoglu, J.D. Meindl	164

Feb. 23, 1984: 9:00 A.M.—12:15 P.M.
SESSION XII: Microprocessors and Microcontrollers
Continental Ballrooms 6-9

THAM 12.1:	A 32b NMOS Microprocessor with a Large Register File R.W. Sherburne, Jr., M.G.H. Katevenis, D.A. Patterson, C.H. Sequin	168
THAM 12.2:	A 5V-Only Single-Chip Microcomputer with Nonvolatile SRAM P. Rosini, R. Finaurini, M. Gaibotti	170
THAM 12.3:	A VLSI Communication Processor Designed for Testability S.P. Sacarisen, M.A. Stambaugh, P.W. Lou, A. Khosrovi, K.S. Chang	172
THAM 12.4:	A VLSI Superminicomputer CPU W.N. Johnson	174
THAM 12.5:	A 32b Bus Interface Chip R. Schumann, W. Parker	176
THAM 12.6:	A 32b Microprocessor with On-Chip Virtual Memory Management J. Beck, D. Dobberpuhl, M.J. Doherty, E. Dornekamp, R. Grondalski, D. Grondalski, K. Henry, M. Miller, R. Supnik, S. Thierauf, R. Witek	178
THAM 12.7:	A Pipelined 32b NMOS Microprocessor C. Rowen, S.A. Przybylski, N.P. Jouppi, T.R. Gross, J.D. Shott, J.L. Hennessy	180

Feb. 23, 1984: 9:00 A.M.—12:15 P.M.
SESSION XIII: MODEMS
Imperial Ballroom

THAM 13.1:	A CMOS Ethernet Serial Interface Chip H-W. Haung, D. Banatao, G. Perlegos, T-C. Wu, T-L. Chiu	184
THAM 13.2:	Signaling Pickoff Filter for FDM K. Fukahori, T. Glad, L. Engh	186
THAM 13.3:	A 300-Baud Frequency Shift Keying MODEM A. Takla, Y.A. Haque	188
THAM 13.4:	An Asynchronous FSK MODEM K. Yamamoto, S. Fuji, K. Matsuoka	190
THAM 13.5:	A 1200 Baud FSK CMOS MODEM C.A. Laber, P. Lemaitre	192
THAM 13.6:	A 1200b/s QPSK Duplex MODEM K. Hanson, W. Severin, D. Richardson, E. Klinkovsky, J. Hochschild, J. Bingham	194
THAM 13.7:	A VLSI Link-Level Controller A.A. Avanesians, E.C. Beck, G.T. Corcoran, I.I. Eldumiaty, J.P. Elward, Jr., A.B. Glaser, R.H. Irving, R.R. Spiwak, R.P. Wiederhold	196

Table of Contents

Feb. 23, 1984: 1:30-5:00 P.M.

SESSION XIV: Signal Processing
Continental Ballrooms 1-4

THPM 14.1: A CCD TV Signal Processor S-i. Imai, T. Sakae, H. Moriyama	200
THPM 14.2: An Integrated CMOS-CCD TV Ghost Canceler S. Matsumoto, K. Kondo, T. Murata, M. Kazumi, S. Matsuura, I. Kobayashi, N. Horino	202
THPM 14.3: Facsimile Shading Corrector M. Togashi, S. Sato, S. Ohshima, K. Aruga, T. Nakamura	204
THPM 14.4: A 40MHz 308Kb CCD Video Memory H.J.M. Veendrick, L.C. Pfenning, S. M.J.J.C. Annegarn, H.A. Harwig, M.J.M. Pelgrom, H.J.P. Peuscher, J.G. Raven, A. Slob, J.W. Slotboom	206
THPM 14.5: A VLSI Image Pipeline Processor T. Nukiyama, T. Kusano, K. Matsumoto, H. Kurokawa, H. Goto, T. Hoshi, T. Temma	208
THPM 14.6: A Digital Radio Command Link for Implantable Biotelemetry Applications S.J. Gross, J.D. Shott, J.D. Meindl	210

Feb. 23, 1984: 1:30-5:00 P.M.

SESSION XV: Static RAMs
Continental Ballrooms 5-9

THPM 15.1: A 46ns 256K CMOS SRAM M. Isobe, J. Matsunaga, T. Sakurai, T. Ohtani, K. Sawada, H. Nozawa, T. Iizuka, S. Kohyama	214
THPM 15.2: A 30ns 64K CMOS RAM K. Hardee, M. Griffus, R. Galvas	216
THPM 15.3: A 25ns 64K SRAM T. Ozawa, S. Koshimaru, O. Kudo, H. Itoh, T. Yamanaka, N. Yasuoka, H. Asai, N. Harashima, S. Kikuchi	218
THPM 15.4: A 2.3ns Access Time 4K ECL RAM F. Tokuyoshi, H. Takemura, T. Tashiro, S. Ohi, H. Shiraki, M. Nakamae, T. Kubota, T. Nakamura	220
THPM 15.5: A 20ns 64K CMOS SRAM O. Minato, T. Masuhara, T. Sasaki, Y. Sakai, T. Hayashida	222
THPM 15.6: A 28ns CMOS SRAM with Bipolar Sense Amplifiers J-i. Miyamoto, S. Saitoh, H. Momose, H. Shibata, K. Kanzaki, T. Iizuka	224

Feb. 23, 1984: 1:30-5:00 P.M.

SESSION XV: Static RAMs
Continental Ballrooms 5-9

THPM 15.7: A 20ns 64K NMOS RAM S. Schuster, B. Chappell, V. DiLionardo, P. Britton	226
--	-----

Feb. 23, 1984: 1:30-5:00 P.M.

SESSION XVI: Telecommunication System ICs
Imperial Ballroom

THPM 16.1: A Single-Chip High-Voltage Shallow- Junction Borshst LSI T. Ohno, T. Sukarai, Y. Inabe, T. Koinuma	230
THPM 16.2: A Programmable CMOS Dual-Channel Interface Processor B.K. Ahuja, W.M. Baxter, P.R. Gray	232
THPM 16.3: A 150mW Subscriber Line Board Controller P.P. Guebels, F. Van Simaey, S. M.C. Rahier	234
THPM 16.4: A 200Kb/s Burst Mode Transceiver with Two-Bridge Tap Equalizer A. Komori, M. Furukawa, T. Sato, T. Komazaki	236
THPM 16.5: A Burst-Mode LSI Equalizer with Analog-Digital Building Blocks Y. Hino, T. Chujo, N. Ueno, K. Fujita, M. Yamamoto, K. Yamaguchi, H. Kikuchi	238
THPM 16.6: A Regenerator Chip Set for High Speed Digital Transmission D.G. Ross, R.M. Paski, D.G. Ehrenberg, W.H. Eckton, Jr., S.F. Moyer	240
THPM 16.7: A CMOS Line Equalizer for a Digital Subscriber Loop T. Suzuki, H. Takatori, F. Fujii, M. Ogawa	242

Feb. 23, 1984: 8:00 P.M.

Informal Discussion Sessions

THE 6: Status, Future and Standardization of EEPROMs (Continental Ballrooms 1-4)	246
THE 7: Technology for Data Transport in an Office Environment (Continental Ballroom 5)	248
THE 8: High-Speed Analog ICs (Continental Ballroom 6)	250
THE 9: Semi-Custom Analog LSI Design Trends and Directions (Continental Ballrooms 7-8-9)	252
THE 10: Opportunities and Limitations in Ultra High Speed SRAMs (Imperial Ballroom)	254

Table of Contents

Feb. 24, 1984: 9:00 A.M.—12:15 P.M.

SESSION XVII: Semi-Custom Arrays
Continental Ballrooms 1-4

FAM 17.1:	A CMOS 12K-Gate Array with Flexible 10Kb Memory M. Takechi, K. Ikuzaki, T. Itoh, M. Fujita, M. Asano, A. Masaki, T. Matsunaga	258
FAM 17.2:	A Sub-Nanosecond 8K-Gate CMOS/SOS Gate Array S. Tanaka, J. Iwamura, J. Ohno, K. Maeguchi, H. Tango, K. Doi	260
FAM 17.3:	A 2 μ m Poly-Gate CMOS Analog/Digital Array J-B Kuo, O-H. Kwon, D.C. Galbraith, F.C. Shone, J.D. Shott, J.T. Walker, R.W. Dutton, J.D. Meindl	262
FAM 17.4:	An ECL Field Programmable Logic Array C. Schmitz, H.K. Hingarh, M. Brown, H. Kwan, J. Vithayathil	264
FAM 17.5:	A VLSI Delay Commutator for FFT Implementation E.E. Swartzlander, Jr., W.K.W. Young, S.J. Joseph	266
FAM 17.6:	An EEPROM for Microprocessors and Custom Logic R. Cuppens, C.D. Hartgring, J.F. Verway, H.L. Peek	268

Feb. 24, 1984: 9:00 A.M.—12:15 P.M.

SESSION XVIII: 256K/1Mb DRAMs: II
Continental Ballrooms 5-9

FAM 18.1:	A 256K DRAM with Descrambled Redundancy Test Capability D. Kantz, J.R. Goetz, R. Bender, M. Baehring, J. Wawersig, W. Meyer, W. Mueller	272
FAM 18.2:	A 256K NMOS DRAM E. Baier, R. Clemen, W. Haug, W. Fischer, R. Mueller, W-D. Loehlein, H. Barsuhn	274
FAM 18.3:	A 288Kb CMOS Pseudo SRAM H. Kawamoto, Y. Yamaguchi, S. Shimizu, K. Ohishi, N. Tanimura, T. Yasui	276
FAM 18.4:	A Sub 100ns 256K DRAM in CMOS Technology R.I. Kung, A.M. Mohsen, J.O. Schutz, P.O. Madland, C.C. Webb, E.R. Hamdy, C.J. Simonsen, R.T. Guo, K.K. Yu, S. Chou	278
FAM 18.5:	Shared Word Line DRAM-Cell R.E. Scheuerlein, W.W. Walker, D.G. Morency, W. Noble, P. Bakeman, D. Critchlow	280

Feb. 24, 1984: 9:00 A.M.—12:15 P.M.

SESSION XVIII: 256K/1Mb DRAMs: II
Continental Ballrooms 5-9

FAM 18.6:	An Experimental 1Mb DRAM with On-Chip Voltage Limiter K. Itoh, H. Hori, J. Etoh, S. Asai, N. Hashimoto, K. Yagi, H. Sunami	282
-----------	--	-----

Feb. 24, 1984: 9:00 A.M.—12:15 P.M.

SESSION XIX: General Purpose Analog Circuits
Imperial Ballroom

FAM 19.1:	An Analog Array Processor B. Gilbert	286
FAM 19.2:	A Monolithic P-Channel JFET QUAD Operational Amplifier W.F. Davis, R.L. Vyne	288
FAM 19.3:	A Power BiMOS with Integral High Current PNP Transistor B.G. Bynum, D.L. Cave	290
FAM 19.4:	A Fahrenheit Temperature Sensor R.A. Pease	292
FAM 19.5:	A 400MHz 6b DAC J.J. Corcoran, K.L. Knudsen, P.W. Clark, D.R. Hiller	294
FAM 19.6:	An 8b Monolithic ADC M. Inoue, A. Matsuzawa, H. Sadamatsu, A. Kanda, T. Takemoto	296

A Decade of Outstanding Papers: 1968-1977

L.M. Terman, B.A. Wooley	299
ISSCC 84 Conclusion of Papers	307
ISSCC 84 Profiles of Speakers, Session Chairmen/ Moderators, Committee Members	361
ISSCC 84 Photos of Speakers, Session Chairmen/ Moderators, Committee Members	365
ISSCC 84/IEEE 84 Awards: Beatrice Winner for Editorial Excellence/Cledo Brunetti for Technology Contributions	369
ISSCC 83 Best Paper Awards	373
ISSCC 84 Hotel Floor Plans	377
ISSCC 84 Committees	381
ISSCC 84 Registration/Session/Panel/Function Interview Timetable	Inside Back Cover
